Multi-bit Programming Scheme for MLC Memory Reliability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Multi-level cell (MLC) memory devices face challenges in improving storage density and reliability due to the limited voltage window, leading to increased read-failure rates as the number of bits stored in a single memory cell increases.
Innovation Solution
A new multi-bit programming scheme is applied to MLC memory devices, utilizing a multi-bit cell array with separate programming and verification units for each cell, employing distinct detection and verification voltages to optimize data distribution and reduce errors during data reading.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If the number of bits stored in a single memory cell increases, then storage density is improved, but read-failure rate increases
Solution Approach 1:
The patent segments the programming process into multiple distinct stages, each targeting specific threshold voltage ranges. Instead of attempting to program all m bits simultaneously, the method divides the programming into sequential phases where different verification voltages are applied to different cell groups, allowing independent optimization of each segment's threshold voltage distribution.
Solution Approach 2:
The patent applies different verification voltages to different groups of memory cells based on their specific programming requirements. Each group of cells receives tailored verification voltages optimized for its target threshold voltage range, rather than using a single uniform verification voltage for all cells. This local optimization maintains reliable read operations even as storage density increases.
2Quantity of substance
If the number of bits stored in a single memory cell increases, then storage density is improved, but the difference in threshold voltages between adjacent bits decreases
Solution Approach 1:
The patent employs dynamic verification voltages that are adjusted based on the programming stage and target threshold voltage range. The verification voltage is not fixed but is dynamically selected from multiple possible voltage levels depending on which bits are being programmed and what threshold voltage distribution is desired. This dynamic adjustment maintains adequate threshold voltage separation even when storing multiple bits per cell.
Solution Approach 2:
The patent changes the verification voltage parameter throughout the programming process. Different verification voltage levels are applied at different stages to control the threshold voltage distribution of different bit groups. By varying this critical parameter, the method maintains sufficient threshold voltage differences between adjacent bits while still achieving high storage density.
3Quantity of substance
If multi-level programming is implemented, then storage density increases, but error rate during reading increases
Solution Approach 1:
The patent performs preliminary programming actions in a specific sequence, programming different bit groups to different threshold voltage ranges in predetermined stages. Before reading operations, the cells are pre-programmed with threshold voltages that are optimized for subsequent read verification. This preliminary structured programming reduces read errors by ensuring that threshold voltage distributions are properly established before data retrieval.
Solution Approach 2:
The patent implements a feedback mechanism where verification results from reading operations are used to adjust subsequent programming actions. If read errors are detected, the system can perform additional programming passes with adjusted verification voltages to correct threshold voltage distributions. This closed-loop feedback reduces error rates by continuously optimizing the threshold voltage distribution based on actual read performance.
Data Source
AI summary
Multi-bit programming apparatuses and/or methods are provided. A multi-bit programming apparatus may comprise: a multi-bit cell array that includes a first multi-bit cell and a second multi-bit cell; a programming unit for programming first data in the first multi-bit cell, and programming second data in the second multi-bit cell; and a verification unit for verifying whether the first data is programmed in the first multi-bit cell using a first verification voltage, and verifying whether the second data is programmed in the second multi-bit cell using a second verification voltage. The multi-bit programming apparatus may generate better threshold voltage distributions in a multi-bit cell memory.