Multiple-Phase Switched-Capacitor-Inductor Boost Converter

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Single-phase boost converters face challenges in providing robust and reliable high-boost voltage due to long signal propagation delays and increased parasitic capacitances, limiting switching frequency and boost ratio as the input voltage decreases or load demand increases.

Innovation Solution

The implementation of a multiple-phase switched-capacitor-inductor (MPSCI) boost converter, which includes multiple phase circuits with inductors, switches, and capacitors, where the switching of phase circuits is sequenced to provide a regulated output voltage, allowing for staggered clock signals to manage inductor currents and store boosted charge, thereby achieving high boost ratios with lower voltage-rated switches.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If single-phase boost converter is used, then device complexity is low, but reliability deteriorates due to long signal propagation delays and inability to provide robust high-boost voltage

Engineering Contradiction:
Improveconverter structureVSAvoidhigh-boost voltage provision
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The single-phase boost converter is segmented into multiple parallel phase circuits (first phase circuit, second phase circuit, etc.), where each phase operates independently with its own switch, inductor, and capacitor. This segmentation distributes the conversion burden, reduces signal propagation delays, and improves reliability by providing redundant conversion paths while maintaining relatively simple individual phase structures.

Inventive Principle:
Principle #1Segmentation

2Reliability

If larger high-voltage switches are used to tolerate full output voltage, then reliability improves, but device complexity and parasitic capacitances increase

Engineering Contradiction:
Improvevoltage toleranceVSAvoidswitch specifications
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The voltage stress is segmented across multiple switches in parallel phase circuits. Each switch only needs to tolerate a fraction of the total output voltage rather than the full voltage, allowing use of smaller, lower-voltage-rated switches with reduced parasitic capacitances while maintaining system reliability through the distributed architecture.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Multiple low-voltage switches are merged in parallel to collectively handle the full output voltage. The combined switching action of multiple phase circuits achieves the same voltage tolerance as a single high-voltage switch, but with reduced individual switch stress and lower overall parasitic capacitance.

Inventive Principle:
Principle #5Merging (Combining)

3Productivity

If switching frequency is increased to meet load demand, then productivity improves, but reliability deteriorates due to minimum on-time limitations

Engineering Contradiction:
Improveload response capabilityVSAvoidswitching operation
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The switching operation is segmented across multiple parallel phase circuits, allowing the overall system to achieve higher effective switching frequency and load response capability. Each phase can operate at its minimum on-time limit while the distributed architecture provides redundancy, ensuring reliable operation even at high frequencies where individual phase on-times are constrained.

Inventive Principle:
Principle #1Segmentation

4Productivity

If boost ratio is increased to provide higher output voltage, then productivity improves, but reliability deteriorates due to increased parasitic capacitances

Engineering Contradiction:
Improvevoltage conversion capabilityVSAvoidswitching frequency
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The voltage boosting function is segmented across multiple phase circuits with distributed inductors and capacitors. Each phase contributes to the overall boost ratio, allowing the system to achieve high voltage conversion capability while distributing parasitic capacitance across multiple smaller components rather than concentrating it in a single high-voltage switch, thereby maintaining switching frequency capability.

Inventive Principle:
Principle #1Segmentation

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This solution enables high boost voltage with lower voltage-rated switches, reducing switch losses and thermal generation, allowing for higher switching frequencies and smaller board sizes, thus achieving efficient and robust voltage conversion.

Implementation Method 1

an inductor 102 of the first phase circuit can begin and can ramp up in magnitude

Methodology Applied
Scientific EffectElectromagnetic induction: Electromagnetic Induction

Implementation Method 2

a capacitor 109 of the second phase circuit can be placed to store the boosted charge

Methodology Applied
Scientific EffectCapacitance: Capacitance

Data Source

PatentUS10811971B2Multiple-phase switched-capacitor-inductor boost converter techniques
Publication Date: 2020.10.20 ANALOG DEVICES INT UNLTD CO
  • US10811971B2 patent drawing
  • US10811971B2 patent drawing
  • US10811971B2 patent drawing

AI summary

Techniques for multiple-phase, high-boost converters are provided. In an example, a multiple-phase switched-capacitor-inductor (MPSCI) boost converter can include a first phase circuit, a second phase circuit, and a capacitor. Each of the first phase circuit and the second phase circuit can include a first switch, an inductor having a first node coupled to a first supply rail, and a second switch configured to selectively couple a second node of the inductor to a second supply rail. The capacitor can be coupled between the second node of the inductor of the second phase circuit and the first switch of the second phase circuit.