MRAM Sense Amplifier Circuit for Read Margin Compensation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

MRAM memory devices face challenges in maintaining read margin due to narrowing resistance state intervals of MTJ elements, leading to decreased accuracy in discriminating between '0' and '1' states during read operations, especially as memory cell size decreases.

Innovation Solution

The implementation of a sense amplifier and preamplifier circuitry that generates a shift current to adjust voltage levels, allowing for self-reference read methods that determine the initial state of MTJ elements based on reference signals, thereby maintaining read accuracy even with reduced read currents.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If memory cell size is decreased to increase storage capacity, then storage density is improved, but read margin is reduced leading to decreased discrimination accuracy between '0' and '1' states

Engineering Contradiction:
Improvestorage capacityVSAvoidread accuracy
Core Design Contradiction:
Quantity of substanceVSMeasurement precision

Solution Approach 1:

The patent applies preliminary action by performing a first read operation before the actual read to capture the initial state of the MTJ element. This preliminary read stores reference voltage information that is later used to compensate for resistance variations, thereby maintaining read accuracy even when memory cell size is reduced and resistance state intervals narrow.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent utilizes parameter changes by comparing voltage parameters obtained at different time points (initial state voltage from first read vs. final state voltage from second read). By analyzing changes in voltage parameters and comparing them against reference values, the system can accurately determine the initial data state even with reduced read margins caused by smaller memory cell sizes.

Inventive Principle:
Principle #35Parameter changes

2Use of energy by moving object

If conventional read methods are used with reduced read currents, then power consumption is reduced, but read margin becomes insufficient leading to unreliable data discrimination

Engineering Contradiction:
Improvepower consumptionVSAvoiddata discrimination reliability
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

The patent applies parameter changes by comparing voltage parameters (V1st from first read, V2nd from second read) and their differences against reference voltage parameters. This parameter comparison method enables reliable data discrimination even with reduced read currents, as it relies on voltage differential analysis rather than absolute voltage threshold detection, thereby maintaining reliability while reducing power consumption.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent implements feedback by using the voltage information obtained from the first read operation to inform and adjust the interpretation of the second read operation. The control circuit uses the stored reference voltage V1st to calculate expected voltage V2nd and compares it with the actual measured voltage, providing feedback that enhances discrimination reliability even when read currents are reduced.

Inventive Principle:
Principle #23Feedback

3Measurement precision

If precise shift current adjustment is implemented to maintain read accuracy, then measurement precision is improved, but device complexity increases

Engineering Contradiction:
Improveread accuracyVSAvoidcircuit complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent applies self-service by having the memory cell itself provide the reference information needed for accurate reading. The first read operation captures the initial state of the MTJ element, and this self-generated reference voltage V1st is used to compensate for resistance variations. This eliminates the need for external precise shift current adjustment circuits, reducing device complexity while maintaining read accuracy.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The patent uses copying by creating a voltage copy of the initial state (V1st) during the first read operation. This voltage copy is stored and later used as a reference for comparing against the final state voltage (V2nd). By copying the initial state information rather than requiring complex adjustment circuits, the patent maintains measurement precision while minimizing device complexity.

Inventive Principle:
Principle #26Copying

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enables high-quality read operations with easy control, reducing the need for precise shift current adjustment and minimizing the impact of power supply noise, while allowing flexible selection of standard states during write operations.

Implementation Method 1

an MTJ element and a select transistor connected in series between a bit line and a source line, respectively, a sense amplifier configured to read data stored in the memory cell MC, wherein the read operation includes: performing a first read for the memory cell MC and storing a result of the first read; performing a second read for the memory cell MC to which the first data is written and determining data stored in the memory cell MC at the time of the first read based on a result of the second read

Methodology Applied
Scientific EffectMagnetoresistive effect: Magnetoresistance

Data Source

PatentUS10157655B2Memory device
Publication Date: 2018.12.18 KIOXIA CORP
  • US10157655B2 patent drawing
  • US10157655B2 patent drawing
  • US10157655B2 patent drawing

AI summary

According to one embodiment, a memory device includes a memory cell; and a first circuit configured to perform first read for the memory cell and generate a first voltage, write first data to the memory cell that has undergone the first read, perform second read for the memory cell to which the first data written and generate a second voltage, generate a first current based on the first voltage, generate a second current based on the second voltage, and add a third current to one of the first current and the second current, thereby determining data stored in the memory cell at the time of the first read.