Multi-Bias Level Generation for DFE Inter-Symbol Interference Compensation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional distortion correction techniques in semiconductor memory devices, particularly using decision feedback equalizers (DFE), face challenges in generating precise bias levels across varying process, voltage, and temperature (PVT) conditions, leading to reduced reliability due to inadequate tolerance for PVT variations and the need for a wide range of channel conditions.
Innovation Solution
A multi-level bias generator is employed to globally generate PVT-tolerant bias levels by interpolating intermediate outputs between boundary condition outputs of single-level bias generators, ensuring precise distortion correction across different data channels and taps within the DFE circuit.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If conventional bias level generation is used, then the device complexity is low, but the manufacturing precision and reliability deteriorate due to PVT variations
Solution Approach 1:
The bias generator is segmented into multiple single-level bias generators, each responsible for generating a specific bias level. This segmentation allows each unit to be optimized for precision while the overall system handles the full range of bias levels through modular architecture.
Solution Approach 2:
Interpolation circuits are introduced as intermediary components between the single-level bias generators and the final bias level outputs. These interpolators generate intermediate bias levels by combining outputs from multiple single-level generators, achieving high precision across the full range without requiring each generator to handle all conditions independently.
2Adaptability or versatility
If a wide range of input bias levels is generated to cover all channel conditions, then the adaptability improves, but the manufacturing precision deteriorates due to PVT variations
Solution Approach 1:
The bias generation system is made dynamic through interpolation circuits that can adaptively combine outputs from multiple single-level bias generators. This dynamic combination allows the system to maintain high precision across varying PVT conditions while covering a wide range of channel conditions, as the interpolation ratios can be adjusted based on actual operating conditions.
Solution Approach 2:
The system changes parameters by varying the interpolation ratios between different single-level bias generator outputs. By adjusting these ratios based on PVT conditions and channel requirements, the system maintains high precision bias levels across the full range of operating conditions without being constrained by fixed generator characteristics.
3Reliability
If single-level bias generators are used, then the device complexity is low, but the reliability deteriorates due to inadequate PVT tolerance
Solution Approach 1:
Multiple single-level bias generators are merged through interpolation circuits to create a multi-level bias generation system with enhanced PVT tolerance. Each single-level generator handles a specific range with high precision, and their combined outputs through interpolation provide robust coverage across all PVT conditions, achieving reliability that exceeds what any single generator could provide alone.
4Loss of information
If conventional distortion correction is applied, then the device complexity is low, but the loss of information increases due to inadequate distortion correction
Solution Approach 1:
The DFE circuit uses feedback from previously received data to generate correction signals that compensate for inter-symbol interference. The multi-level bias generator provides precise reference levels for these feedback-based corrections, enabling effective distortion correction that minimizes information loss while maintaining manageable circuit complexity through systematic bias generation.
Data Source
Figure 1
Figure 2~3
Figure 4~5
AI summary
A device (10) includes a first bias level generator (200) to generate a first bias level (202) of a plurality of bias levels and transmit the bias level (202) having a first voltage value, a second bias level generator (321) to generate a second bias level (323) of the plurality of bias levels and transmit the second bias level (321) having a second voltage value. The device (10) also includes a voltage divider (320) that interpolates a subset of bias levels of the plurality of bias levels between the first bias level (202) and the second bias level (323) and supplies a selected bias level of the plurality of bias levels a control signal to an adjustment circuit of a decision feedback equalizer (70) to compensate for inter-symbol interference of a bit due to a previously received bit of a bit stream.