Multi-Die Memory Peak Power Management Under Current Limits
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current peak power management in NAND storage systems is limited by the maximum power that can be used, restricting simultaneous high-power operations and leading to inefficient system loading and over-management, with existing methods only allowing one peak power operation at a time across multiple memory dies.
Innovation Solution
A peak power management system with die-to-die connections and a comparator-based circuit that regulates power consumption across multiple memory dies, using pull-up and pull-down drivers to coordinate power operations and ensure compliance with a maximum current budget.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If peak power operations are staggered between multiple memory dies, then the maximum current limit is not exceeded, but the system loading increases and power utilization efficiency decreases
Solution Approach 1:
The patent implements dynamic peak power management by enabling multiple memory dies to perform peak power operations simultaneously when current headroom is available, rather than using fixed staggered scheduling. The system dynamically adjusts the number and timing of concurrent operations based on real-time current conditions, maximizing power utilization while staying within limits.
Solution Approach 2:
The system uses feedback from current monitoring to coordinate peak power operations across multiple memory dies. By monitoring the aggregate current draw and comparing it against the maximum current limit, the system can intelligently permit or restrict simultaneous operations, optimizing both compliance and efficiency.
2Device complexity
If only one peak power operation is performed at a time across multiple memory dies, then current management is simplified, but power consumption optimization is limited
Solution Approach 1:
The patent segments the peak power management function into individual memory die-level controllers, each capable of independently initiating peak power operations. This segmentation allows multiple dies to operate concurrently while maintaining individual control, reducing overall coordination complexity while enabling better power optimization.
Solution Approach 2:
The system implements a universal peak power management mechanism that can coordinate any number of memory dies simultaneously. The same control logic and current monitoring infrastructure can manage one or multiple concurrent operations, providing multi-functionality without proportionally increasing complexity.
3Adaptability or versatility
If multiple contact pads are used for communication between memory dies, then coordination capability is enhanced, but device area and manufacturing complexity increase
Solution Approach 1:
The patent makes the existing contact pads multi-functional by using them for both data communication and peak power management coordination. The same physical infrastructure serves dual purposes, eliminating the need for additional dedicated contact pads while maintaining full coordination capability across memory dies.
Data Source
Figure 1A~1B
Figure 2
Figure 3
AI summary
A method of peak power management (PPM) for a memory chip with multiple memory dies is provided, where each of the multiple memory dies includes a PPM circuit having a PPM contact pad and PPM contact pads of the multiple memory dies are electrically connected. The PPM method includes the following steps: switching on a pull-down driver of the PPM circuit on a selected memory die of the memory chip; verifying a PPM enablement signal regulated by a pull-down current flowing through the pull-down driver; and performing a peak power operation on the selected memory die when the PPM enablement signal indicates that a total current of the memory chip is less than a maximum total current allowed for the memory chip.