Multi-Channel Thin Film Transistor Structure for Threshold Voltage Stability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Threshold voltage shifts in thin film transistors due to positive bias stress lead to decreased source-drain current and quality degradation in displays like OLED and PLED, where interface degradation between the channel and insulating layers is a significant issue.

Innovation Solution

A multi-channel thin film transistor structure with a semiconductor layer comprising multiple parallel semiconductor islands, where each island is coupled electrically with source and drain electrodes, reducing threshold voltage shift by subdividing the source-drain current, and can be configured as either a bottom gate or top gate TFT with amorphous silicon islands.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a conventional single-channel TFT structure is used, then the device structure is simple, but the threshold voltage shift occurs due to positive bias stress leading to display quality degradation

Engineering Contradiction:
Improvethreshold voltage stabilityVSAvoidtransistor structure complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The semiconductor layer is divided into multiple parallel semiconductor islands instead of a single continuous channel. Each island forms an independent current path between source and drain electrodes, creating a multi-channel structure. This segmentation reduces threshold voltage shift by distributing the electrical stress across multiple channels, thereby improving reliability without excessive complexity increase.

Inventive Principle:
Principle #1Segmentation

2Reliability

If multiple semiconductor islands are introduced to reduce threshold voltage shift, then the threshold voltage stability improves, but the manufacturing precision requirements increase

Engineering Contradiction:
Improvethreshold voltage stabilityVSAvoidsemiconductor island formation precision
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The semiconductor layer is patterned into multiple discrete islands using photolithography and etching processes. Each island is precisely formed with controlled dimensions and spacing, allowing standard manufacturing techniques to achieve the required precision without excessive complexity.

Inventive Principle:
Principle #1Segmentation

3Reliability

If the semiconductor layer is divided into multiple islands, then the threshold voltage shift is reduced, but the device area increases

Engineering Contradiction:
Improvethreshold voltage stabilityVSAvoidTFT device area
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

Multiple semiconductor islands are arranged in a compact planar configuration within the available device area. The islands are positioned to maximize space utilization while maintaining electrical isolation and proper connectivity to source and drain electrodes, minimizing the overall footprint of the multi-channel structure.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS7531837B2Multi-channel thin film transistor structure
Publication Date: 2009.05.12 E INK HLDG INC
  • US7531837B2 patent drawing
  • US7531837B2 patent drawing
  • US7531837B2 patent drawing

AI summary

A multi-channel thin film transistor structure including a first conducting layer, an insulating layer, a semiconductor layer and a second conducting layer is provided. The first conducting layer formed on a substrate includes a gate electrode. The insulating layer covers the first conducting layer. The semiconductor layer formed on the insulating layer includes a plurality of semiconductor islands located above the gate electrode. The second conducting layer formed on the insulating layer and on the semiconductor layer includes a source electrode and a drain electrode. Each one of the semiconductor islands is coupled electrically with the source electrode at one end and coupled electrically with the drain electrode at the other end.