Multifilament ReRAM Structure With Insulation Layers for Low Variability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Prior art non-volatile memory (NVM) structures with resistive random access memory (ReRAM) elements exhibit high variability due to the formation of narrow, high resistance filaments with few oxygen vacancies, making them unsuitable for large arrays required in neuromorphic computing applications.

Innovation Solution

A grain-boundary self-aligned resistive memory structure is developed, allowing for the closely-packed formation of multiple oxide-based ReRAM elements in parallel, each with its own compliance resistor, reducing variability by forming multiple filaments and using a dielectric isolation structure with a lateral width of 0.5 nm to 5.0 nm to enable tight spacing and efficient filament formation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a large compliance resistor is used to achieve high resistance for RPU applications, then the resistance value is improved, but the variability increases due to narrow filament formation

Engineering Contradiction:
Improveresistance variabilityVSAvoidfilament uniformity
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The patent divides a single ReRAM element into multiple ReRAM elements arranged in parallel within the same cross-point structure. Each ReRAM element has its own compliance resistor, creating multiple independent conduction paths. This segmentation reduces variability because the composite conductance is the sum of multiple filaments rather than relying on a single narrow filament, thereby improving reliability for RPU applications.

Inventive Principle:
Principle #1Segmentation

2Productivity

If multiple ReRAM elements are closely packed to increase array density, then the processing throughput is improved, but the device area decreases making isolation difficult

Engineering Contradiction:
Improveprocessing throughputVSAvoiddevice area
Core Design Contradiction:
ProductivityVSArea of stationary object

Solution Approach 1:

The patent merges multiple ReRAM elements and their compliance resistors into a single cross-point structure by forming them within the same pillar. The shared conductive pillars and filament forming layer allow multiple elements to occupy the same physical footprint, achieving high device density without requiring additional lateral space, thus maintaining high processing throughput while minimizing device area.

Inventive Principle:
Principle #5Merging (Combining)

3Speed

If the compliance resistor is placed close to the ReRAM device to minimize parasitic capacitance, then the speed is improved, but the variability increases due to narrow filament formation

Engineering Contradiction:
Improveparasitic capacitance minimizationVSAvoidresistance variability
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The patent segments the compliance resistance function across multiple parallel ReRAM elements, each with its own compliance resistor. This allows the total compliance resistance to be achieved through parallel combinations, reducing the need for extremely narrow individual filaments. The multiple filaments provide redundant conduction paths that reduce variability while maintaining close physical proximity for minimal parasitic capacitance.

Inventive Principle:
Principle #1Segmentation

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach reduces variability in the composite ReRAM cell, enabling the formation of large arrays with reduced parasitic capacitance and improved reliability for neuromorphic computing applications, such as artificial synapses, by allowing tens to hundreds of elements in a substantially smaller area.

Implementation Method 1

A dielectric isolation structure is located between each pillar structure of the plurality of pillar structures

Methodology Applied
Scientific EffectDielectric isolation: Dielectric

Implementation Method 2

CMOS compatible ReRAM elements based on partial oxide breakdown, forming reversible conductive filaments

Methodology Applied
Scientific EffectPartial oxide breakdown: Avalanche Breakdown

Implementation Method 3

the resistive pillar is composed of a resistive material having a higher resistivity than the electrically conductive material

Methodology Applied
Scientific EffectElectrical resistance: Electrical Resistance

Data Source

PatentUS20240090350A1Multifilament resistive memory with insulation layers
Publication Date: 2024.03.14 INTERNATIONAL BUSINESS MACHINE CORPORATION
  • US20240090350A1 patent drawing
  • US20240090350A1 patent drawing

AI summary

A grain-boundary self-aligned resistive memory structure is provided enabling the closely-packed formation of multiple, oxide-based, ReRAM elements in parallel, each with its own compliance resistor. The structure is capable of forming multiple filaments, one per element, with the aim of reducing the variability in the composite ReRAM cell.