Multimode Clock Generation Circuit for Microprocessors
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional microprocessors require separate clock generators for pulse and phase clock signals, leading to increased area, power consumption, and clock skew due to dual generators with different latency characteristics, which complicates operation in various modes.
Innovation Solution
A multimode, uniform-latency clock generation circuit generates both pulse and phase clock signals through a single clock generation path, minimizing clock skew by ensuring consistent latency across modes, thereby reducing power consumption and area requirements.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If separate clock generators are used for pulse and phase clock signals, then proper functionality in different operating modes is achieved, but device area and power consumption increase
Solution Approach 1:
The patent merges the functionality of separate pulse and phase clock generators into a single unified clock generation circuit. This single circuit can dynamically generate either pulse or phase clock signals based on operating mode requirements, thereby reducing device area while maintaining proper functionality across different modes.
Solution Approach 2:
The unified clock generation circuit is designed to perform multiple functions: it can generate pulse clock signals for timing-critical applications and phase clock signals for timing-insensitive applications. This multi-functionality eliminates the need for separate dedicated generators for each clock type.
2Reliability
If separate clock generators are used for pulse and phase clock signals, then mode-specific clocking is achieved, but power consumption increases
Solution Approach 1:
By combining pulse and phase clock generation into a single circuit, the total power consumption is reduced compared to maintaining two separate active generators. The unified circuit consumes power only for the clock type currently in use.
Solution Approach 2:
The clock generation circuit dynamically switches between pulse and phase modes based on operating conditions. This dynamic operation allows the circuit to adapt its behavior and power consumption characteristics to match the current operational requirements.
3Adaptability or versatility
If dual clock generators are used, then clock signal requirements for different modes are met, but clock skew increases due to different latency characteristics
Solution Approach 1:
The patent merges pulse and phase clock generation into a single circuit path, ensuring that both clock types share the same latency characteristics. This eliminates the clock skew problem that arises when separate generators have different propagation delays and loading effects.
Solution Approach 2:
The unified clock generation circuit ensures homogeneous latency characteristics for both pulse and phase clock outputs. By using the same generation path and buffering structure, the circuit maintains consistent timing behavior regardless of which clock type is currently active.
4Manufacturing precision
If a single clock generation path is used for both pulse and phase clocks, then clock skew is minimized, but the circuit must handle multiple operating modes
Solution Approach 1:
The single clock generation circuit is designed with universal functionality to handle multiple operating modes. It includes control logic that determines whether to output pulse or phase clocks based on mode signals, allowing one circuit to replace what would traditionally require separate dedicated generators.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A multimode, uniform-latency clock generation circuit (CGC) is described herein. In one example, the multimode, uniform-latency CGC generates a pulse clock signal via a clock generation path responsive to a clock chopping signal being active and generates a phase clock signal via the same clock generation path responsive to the clock chopping signal being inactive. The clock chopping signal is activated responsive to a mode control input signal being in a first state and deactivated responsive to either the mode control input signal being in a second state or a plurality of clock enable signals being inactive. In one or more embodiments, a multimode, uniform-latency CGC is included in a microprocessor for providing pulse clock signals to inter-stage pulsed sequential storage elements when operating in a timing sensitive mode and for providing phase clock signals to the inter-stage pulsed sequential storage elements when operating in a timing insensitive mode.