Multiphase PFC Phase-Enable Timing to Prevent Current Oscillation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing totem pole interleaved PFC topologies face challenges in dynamically enabling additional phases without introducing sub-harmonic current oscillations, leading to inefficiencies and increased power switching losses, especially at light load conditions.

Innovation Solution

A digital circuitry-based controller calculates a delay value based on positive and negative current slopes for the first phase, enabling a second phase out of phase with the first phase at the beginning of the boost charging portion of the switching cycle, optimizing phase interleaving and reducing THD.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of energy

If a second phase is dynamically enabled to improve efficiency at light load conditions, then power efficiency is improved, but sub-harmonic current oscillation occurs due to improper phase positioning

Engineering Contradiction:
Improvepower efficiencyVSAvoidcurrent stability
Core Design Contradiction:
Loss of energyVSReliability

Solution Approach 1:

The controller calculates the delay value in advance based on current slopes before enabling the second phase. This preliminary calculation ensures that when the second phase is enabled, it is properly positioned out of phase with the first phase, preventing sub-harmonic current oscillation while achieving efficient light load operation.

Inventive Principle:
Principle #10Preliminary action

2Ease of operation

If a new phase is enabled at AC zero crossing to simplify control, then control simplicity is improved, but power switching losses increase

Engineering Contradiction:
Improvecontrol simplicityVSAvoidswitching power losses
Core Design Contradiction:
Ease of operationVSLoss of energy

Solution Approach 1:

Instead of enabling the new phase at the fixed AC zero crossing point, the controller calculates an optimal delay value based on the actual current slopes (positive and negative) of the first phase. This dynamic parameter adjustment optimizes the phase insertion timing to occur during low-stress periods, minimizing switching power losses while maintaining control effectiveness.

Inventive Principle:
Principle #35Parameter changes

3Loss of energy

If switching frequency is reduced and inductors increased to enable new phase, then switching losses are reduced, but power density decreases and board space increases

Engineering Contradiction:
Improveswitching lossesVSAvoidpower density
Core Design Contradiction:
Loss of energyVSPower

Solution Approach 1:

The system dynamically enables or disables the second phase based on real-time load conditions rather than operating continuously. The controller monitors the average current reference and adjusts the number of active phases accordingly, allowing the system to maintain high power density at full load by using only one phase while achieving efficient operation at light load by enabling the second phase, all without changing the physical inductor sizes or switching frequency.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS11811308B2Multi-phase power factor correction system, controller and method of controlling a multiphase power factor correction system
Publication Date: 2023.11.07 INFINEON TECH AUSTRIA AG
  • US11811308B2 patent drawing
  • US11811308B2 patent drawing
  • US11811308B2 patent drawing

AI summary

A multi-phase PFC (power factor correction) system, controller for the multi-phase PFC system and method of controlling the multi-phase PFC system are described. The controller includes a digital circuitry configured to calculate a delay value based on a positive current slope and a negative current slope for a first phase of the plurality of phases which is enabled for all load current conditions. In response to an increase in an average current reference, the digital circuitry is configured to enable a second phase of the plurality of phases such that a current output by the second phase is out of phase with a current output by the first phase by an amount corresponding to the delay value as referenced to a beginning of a boost charging portion of a switching cycle for the first phase.