Multi-Plane Memory Readout With Soft-Data Compression

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing memory devices face challenges in optimizing cache read performance, particularly in managing and outputting hard and soft data efficiently from multiple planes, leading to suboptimal read operation times.

Innovation Solution

The memory device incorporates a first and second plane with a data input/output circuit and an encoder, where the encoder compresses data from the second plane while data from the first plane is being output, allowing simultaneous and efficient handling of hard and soft data.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of time

If data from multiple planes is output sequentially, then data completeness is ensured, but read operation time increases

Engineering Contradiction:
Improveread operation timeVSAvoiddata handling complexity
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

The encoder compresses soft data from the second plane while the data input/output circuit outputs hard data from the first plane. This preliminary compression action allows the second plane's data to be ready for immediate output without waiting for the first plane's data output to complete, thereby reducing overall read operation time while maintaining proper data handling through the crisscross output mechanism.

Inventive Principle:
Principle #10Preliminary action

2Productivity

If compression is applied to all data, then data efficiency improves, but processing time increases

Engineering Contradiction:
Improvedata output efficiencyVSAvoidcompression processing time
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The encoder selectively compresses only the soft data from the second plane, rather than compressing all data from both planes. This partial compression approach applies compression only where necessary (for soft data that benefits from it), improving data output efficiency for critical data while avoiding the time penalty of compressing all data unnecessarily.

Inventive Principle:
Principle #16Partial or excessive action

3Productivity

If simultaneous read operations are performed on multiple planes, then read throughput increases, but data management complexity increases

Engineering Contradiction:
Improveread throughputVSAvoiddata management complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The memory device is divided into multiple planes (first plane and second plane), each capable of independent read operations. The data input/output circuit is segmented to handle different data types (hard data and soft data) from different planes simultaneously. This segmentation allows parallel read operations across multiple planes while managing complexity through dedicated handling paths for each plane's data.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The encoder acts as an intermediary component that receives soft data from the second plane and compresses it while the data input/output circuit handles hard data from the first plane. This intermediary compression function allows simultaneous data handling from multiple planes without direct conflict, maintaining read throughput while managing data management complexity through specialized processing stages.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS20260045307A1Memory device performing read operation and method of operating the same
Publication Date: 2026.02.12 SK HYNIX INC
  • US20260045307A1 patent drawing
  • US20260045307A1 patent drawing
  • US20260045307A1 patent drawing

AI summary

The present technology relates to an electronic device. A memory device according to the present technology may include a first plane, a second plane, a data input/output circuit, and an encoder. The data input/output circuit may output data read from the first and second planes. The encoder may compress second data read from the second plane while first data read from the first plane is being output. The data input/output circuit may output the compressed second data after outputting the first data.