Multi-port Memory Clock Generator Frequency Adaptation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional multi-port memory devices face limitations in operating at various frequencies, often requiring multiple pins for different clock signals, which restricts their adaptability and increases pin count.
Innovation Solution
Incorporating a clock generator that produces internal clock signals with varying frequencies, and local clock generators within each port to adjust these frequencies based on an external clock signal, allowing each port to operate optimally without increasing the number of pins.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If multiple external clock signals with different frequencies are received through separate pins, then each port can operate at its required frequency, but the number of pins increases
Solution Approach 1:
A single external clock signal pin serves multiple ports by providing a common clock source that is internally divided into different frequencies. The clock generator unit receives one external clock signal and generates multiple internal clock signals with different frequencies, allowing each port to operate at its required frequency without requiring separate external clock pins.
Solution Approach 2:
The clock generator unit acts as an intermediary between the external clock signal and the multiple ports. It receives the single external clock signal and transforms it into multiple internal clock signals with different frequencies, mediating the frequency distribution to each port according to their specific requirements.
2Device complexity
If all ports operate with the same internal clock signal, then pin count is reduced, but adaptability to different frequency requirements is limited
Solution Approach 1:
The clock generator unit segments the single external clock signal into multiple internal clock signals with different frequencies. Each port receives a segmented clock signal appropriate to its frequency requirements, allowing differentiated operation while maintaining a unified external interface.
Solution Approach 2:
The clock generator unit changes the frequency parameter of the clock signal by generating multiple internal clock signals with different frequencies from a single external clock source. This allows each port to operate at its optimal frequency while using the same external clock pin.
3Measurement precision
If each port has independent frequency control, then frequency precision is improved, but device complexity increases
Solution Approach 1:
The clock generator unit merges the frequency control function for all ports into a single centralized unit. Instead of each port having independent frequency control circuitry, the clock generator unit consolidates the frequency division and distribution function, reducing overall device complexity while maintaining precise frequency control for each port.
Data Source
AI summary
A multi-port memory device providing various frequencies for ports is disclosed. The multi-port memory device includes a memory core, a clock generator and a plurality of ports. The clock generator generates an internal clock signal based on an external clock signal. Each of the ports has a local clock generator that generates a local clock signal having a predetermined frequency based on the internal clock signal and accesses the memory core in response to the local clock signal. The multi-port memory device may generate various frequencies for ports without increasing the number of pins for receiving clock signals.


