Multistate Nonvolatile Memory Elements via Vertical Resistive Stacking
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Traditional nonvolatile memory technologies face challenges in increasing memory density without relying solely on physical scaling and stacking, as device dimensions shrink, leading to increased costs and complexity.
Innovation Solution
Multistable nonvolatile memory elements are developed using multiple bistable layers of resistive switching materials, such as metal oxides, connected in series with current steering elements and conductive layers, allowing for n+1 stable states by controlling the resistive switching layers with specific set and reset voltages.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If device dimensions are shrunk to increase memory density, then storage capacity per area is improved, but fabrication complexity and cost increase
Solution Approach 1:
The patent transitions from traditional planar memory scaling to vertical stacking of multiple resistive switching layers. By stacking n bistable layers vertically, the memory element achieves n+1 stable states (0 to n), effectively utilizing the vertical dimension to increase storage capacity without further shrinking lateral device dimensions, thereby avoiding the fabrication complexity associated with continued scaling.
Solution Approach 2:
The patent employs composite material structures consisting of multiple resistive switching layers with different resistance characteristics. Each layer is composed of materials with specific resistance properties that enable distinct stable states. This composite approach allows the memory element to achieve multistability through material composition rather than dimensional scaling, reducing fabrication complexity.
2Quantity of substance
If traditional scaling methods are used to increase memory density, then storage capacity is improved, but manufacturing cost increases
Solution Approach 1:
The patent achieves increased memory density through vertical stacking of resistive switching layers rather than continued lateral scaling. This dimensional transition allows standard fabrication processes to be applied to stacked structures, avoiding the costly and complex nanoscale fabrication techniques required for further dimensional scaling, thereby reducing manufacturing cost while increasing density.
Solution Approach 2:
The patent changes the operational parameter from binary (2 states) to multistate (n+1 states) by utilizing multiple resistive switching layers. This parameter change enables each memory element to store more information (log2(n+1) bits) without requiring proportionally more physical space or more complex manufacturing processes, improving cost efficiency.
3Quantity of substance
If stacked memory arrays are used to increase memory density, then storage capacity is improved, but device complexity increases
Solution Approach 1:
The patent segments the memory element into multiple independent resistive switching layers, where each layer can be independently controlled and switched. This segmentation allows the vertical stack to function as multiple memory states within a single memory element, achieving high density without the complexity of managing multiple separate stacked memory arrays and their interconnections.
Solution Approach 2:
The patent makes each resistive switching layer serve multiple functions: each layer contributes to the overall resistance state while also being independently controllable. The stacked structure provides both vertical integration for density and horizontal parallelism for control, reducing the complexity associated with traditional stacked memory array architectures that require separate read/write circuits for each stack.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach increases information storage capacity per memory element without significant area increase, reducing the need for stacked memory arrays and achieving higher memory densities with lower complexity and cost.
Implementation Method 1
Resistive switching nonvolatile memory is formed using memory elements that have two or more stable states with different resistances. Bistable memory has two stable states. A bistable memory element can be placed in a high resistance state or a low resistance state by application of suitable voltages or currents.
Data Source
AI summary
Multistate nonvolatile memory elements are provided. The multistate nonvolatile memory elements contain multiple layers. Each layer may be based on a different bistable material. The bistable materials may be resistive switching materials such as resistive switching metal oxides. Optional conductor layers and current steering elements may be connected in series with the bistable resistive switching metal oxide layers.