Negative Capacitance Gate Structure for Steeper FET Switching

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The miniaturization of semiconductor circuits is hindered by power losses and heat generation in field-effect transistors, particularly due to the 60-mV/decade subthreshold slope, which existing technologies have not effectively overcome using stable and reversible negative capacitance transistors.

Innovation Solution

A field-effect transistor with a negative capacitance gate structure incorporating a multi-domain structure comprising topological domains and a topological domain wall, which provides a stable and reversible negative capacitance, reducing energy dissipation and heat generation by enhancing switching speed and efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of energy

If standard metal-oxide-semiconductor field-effect transistors are used, then device simplicity and ease of manufacture are maintained, but power losses and heat generation increase due to the 60-mV/decade subthreshold slope limitation

Engineering Contradiction:
Improvepower lossesVSAvoidgate structure complexity
Core Design Contradiction:
Loss of energyVSDevice complexity

Solution Approach 1:

The gate structure employs a composite material system consisting of a ferroelectric layer (e.g., Pb(Zr,Ti)O3 or Pb1-xLaxZr1-yTiyO3) combined with a standard semiconductor channel and metal electrodes. This composite structure enables negative capacitance operation, allowing the transistor to overcome the 60-mV/decade subthreshold slope limitation while maintaining compatibility with existing semiconductor manufacturing processes. The ferroelectric material's unique properties provide enhanced switching characteristics and reduced power consumption without requiring complete redesign of the device architecture.

Inventive Principle:
Principle #40Composite materials

2Reliability

If ferroelectric materials are incorporated into the gate to achieve negative capacitance, then the 60-mV/decade subthreshold slope may be overcome, but stable and reversible negative capacitance has not been successfully realized

Engineering Contradiction:
Improvestable and reversible negative capacitanceVSAvoidhysteresis-free operation
Core Design Contradiction:
ReliabilityVSEase of operation

Solution Approach 1:

The patent implements a multi-domain ferroelectric structure where different regions of the ferroelectric layer exhibit distinct polarization states separated by domain walls. This local variation in polarization quality enables the system to achieve stable negative capacitance through the collective behavior of multiple domains. The domain walls act as transition regions that facilitate reversible switching between states, reducing hysteresis effects and improving the reliability of negative capacitance operation. This approach transforms the previously problematic hysteresis into a controllable feature that enhances overall device performance.

Inventive Principle:
Principle #3Local quality

3Quantity of substance

If continuous miniaturization of semiconductor circuits is pursued, then functional density increases, but power density and heat generation threaten to limit continued growth

Engineering Contradiction:
Improvefunctional densityVSAvoidwaste heat density
Core Design Contradiction:
Quantity of substanceVSTemperature

Solution Approach 1:

The invention fundamentally changes the operating parameters of the field-effect transistor by introducing negative capacitance operation. This parameter change enables the transistor to achieve steeper subthreshold slopes (better than 60-mV/decade), which dramatically reduces the gate voltage required for switching. The reduced voltage operation directly lowers power consumption (P = CV²f) and consequently decreases heat generation, allowing continued miniaturization and increased functional density without being constrained by thermal management limitations. The multi-domain ferroelectric structure provides stable and reversible negative capacitance, ensuring reliable operation at these new parameter regimes.

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The proposed solution achieves improved energy efficiency and reduced heat generation, enabling faster switching speeds and overcoming the limitations of the 60-mV/decade subthreshold slope, while ensuring stable and reversible operation with minimal hysteresis.

Implementation Method 1

the inclusion of ferroelectric materials may provide a negative capacitance... negative capacitors could solve the problem of overcoming the 60-mV/decade subthreshold slope

Methodology Applied
Scientific EffectNegative capacitance:

Implementation Method 2

the idea that the inclusion of ferroelectric materials may provide a negative capacitance... The multi-domain structure comprises a multi-domain element arranged over the bottom electrode, the multi-domain element comprising a plurality of topological domains and at least one topological domain wall

Methodology Applied
Scientific EffectFerroelectric effect:

Data Source

PatentUS12191355B2Field effect transistor with a negative capacitance gate structure
Publication Date: 2025.01.07 TERRA QUANTUM AG
  • US12191355B2 patent drawing
  • US12191355B2 patent drawing
  • US12191355B2 patent drawing

AI summary

A field effect transistor has a negative capacitance gate structure. The field effect transistor comprises a channel and a gate dielectric arranged over the channel. The negative capacitance gate structure comprises a bottom electrode structure comprising a bottom electrode, a multi-domain structure, and a top electrode structure. The multi-domain structure comprises a multi-domain element arranged over the bottom electrode, the multi-domain element comprising a plurality of topological domains and at least one topological domain wall. The top electrode structure comprises a top electrode arranged over the multi-domain element. At least a section of the bottom electrode structure of the negative capacitance gate structure is arranged over the gate dielectric and adapted to be coupled to the channel through the gate dielectric.