Neural Circuit Emulating Biological Behaviors
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current neural circuit implementations lack the integration of biological behaviors such as Short Term Plasticity (STP), Spike Timing Dependent Plasticity (STDP), and other kinetic dynamics, homeostatic plasticity, and axonal delay, particularly in circuits with multiple neurons and synapses, limiting their ability to emulate biological neural circuits effectively.
Innovation Solution
A neural circuit design that includes time multiplexed neuron, synapse, STP, and STDP circuits, along with interconnect fabric, to emulate biological neural behaviors, reducing hardware complexity and enabling real-time low-power biological-type neural computations by integrating these behaviors across multiple nodes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If multiple biological behaviors (STP, STDP, kinetic dynamics, homeostatic plasticity, axonal delay) are integrated in a circuit with multiple neurons and synapses, then the ability to emulate biological neural circuits is improved, but the hardware complexity increases
Solution Approach 1:
The patent merges multiple biological behavior circuits (STP, STDP, kinetic dynamics, homeostatic plasticity, and axonal delay) into a single integrated neural circuit architecture. This consolidation allows the circuit to emulate comprehensive biological neural behaviors while managing hardware complexity through unified design structures and shared computational resources across multiple neurons and synapses.
Solution Approach 2:
The neural circuit is designed with universal components that can perform multiple biological functions simultaneously. The circuit architecture enables a single hardware structure to implement various biological behaviors including short-term plasticity, spike-timing-dependent plasticity, kinetic dynamics, homeostatic plasticity, and axonal delay, making the system multi-functional rather than requiring separate dedicated circuits for each behavior.
2Reliability
If comprehensive biological behaviors are implemented across multiple nodes, then the realism of neural emulation is improved, but the hardware resources required increase
Solution Approach 1:
The patent segments the neural circuit into multiple independent nodes, where each node contains the full set of biological behavior circuits. This segmentation allows the system to scale by adding nodes rather than expanding individual node complexity, enabling comprehensive biological emulation across the network while managing hardware resources through modular replication of proven circuit designs.
3Use of energy by moving object
If real-time computations are enabled with low power consumption, then energy efficiency is improved, but the computational capability may be limited
Solution Approach 1:
The patent replaces traditional high-power digital computing mechanisms with neuromorphic circuit mechanisms that operate at lower power levels. The circuit uses analog-like continuous voltage signals and event-driven computation patterns that mimic biological neural processing, enabling real-time computations with significantly reduced power consumption compared to conventional digital systems while maintaining computational capability through specialized neural network operations.
Data Source
AI summary
A circuit for emulating the behavior of biological neural circuits, the circuit including a plurality of nodes wherein each node comprises a neuron circuit, a time multiplexed synapse circuit coupled to an input of the neuron circuit, a time multiplexed short term plasticity (STP) circuit coupled to an input of the node and to the synapse circuit, a time multiplexed Spike Timing Dependent Plasticity (STDP) circuit coupled to the input of the node and to the synapse circuit, an output of the node coupled to the neuron circuit; and an interconnect fabric coupled between the plurality of nodes for providing coupling from the output of any node of the plurality of nodes to any input of any other node of the plurality of nodes.


