Neural Network Accelerator Signal Detector for Power Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Neural network accelerating devices face high power consumption due to frequent arithmetic and read operations, especially in binarized neural networks, which reduces data processing speed and increases energy usage.

Innovation Solution

Incorporating a signal detector that converts input signals into flag signals to determine zero or one-value conditions, allowing processing elements to skip unnecessary arithmetic and read operations, thereby reducing power consumption by minimizing dynamic currents and memory access.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If multiple read operations and arithmetic operations are performed for each MAC operation, then data processing capability is maintained, but power consumption increases and data processing speed reduces

Engineering Contradiction:
Improvedata processing speedVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The signal detector performs preliminary detection of zero and one values in input signals before arithmetic operations. By detecting these special cases in advance, the system can skip unnecessary arithmetic operations, reducing both power consumption and maintaining data processing speed for common cases.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The processing element skips unnecessary arithmetic operations when the signal detector identifies zero or one values in the input signals. This skipping mechanism reduces the number of operations performed, thereby lowering power consumption while maintaining processing efficiency for typical computational patterns.

Inventive Principle:
Principle #21Skipping (Rushing through)

2Reliability

If all arithmetic operations are executed, then computational accuracy is maintained, but power consumption increases due to dynamic currents

Engineering Contradiction:
Improvecomputational accuracyVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The system skips arithmetic operations when input signals are determined to be zero or one, as these operations would not change the computational result. This maintains computational accuracy for necessary operations while eliminating redundant calculations that consume power.

Inventive Principle:
Principle #21Skipping (Rushing through)

Solution Approach 2:

The signal detector changes the operational parameters by identifying special values (zero and one) in the input signals. This parameter identification enables the processing element to adjust its behavior by skipping operations that would be redundant, thus reducing power consumption without affecting computational accuracy.

Inventive Principle:
Principle #35Parameter changes

3Productivity

If frequent memory read operations are performed, then data availability is maintained, but power consumption increases

Engineering Contradiction:
Improvedata availabilityVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The signal detector performs preliminary detection of zero and one values before memory read operations. When these special values are detected, the system can skip the memory read operation entirely, as the values are already known, thereby reducing power consumption while maintaining data availability when needed.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The processing element skips memory read operations when the signal detector identifies that the required data is a zero or one value. This reduces the frequency of memory accesses, lowering power consumption associated with memory operations while ensuring data is available when actually needed for computation.

Inventive Principle:
Principle #21Skipping (Rushing through)

Data Source

PatentUS10990354B2Neural network accelerating device and method of controlling the same
Publication Date: 2021.04.27 SK HYNIX INC
  • US10990354B2 patent drawing
  • US10990354B2 patent drawing
  • US10990354B2 patent drawing

AI summary

An accelerating device includes a signal detector that converts a first input signal and a second input signal into a first converted input signal and a second converted input signal, respectively, and that generates a final zero-value flag signal, a first one-value flag signal, and a second one-value flag signal. The accelerating device further includes a processing element (PE) that processes the first converted input signal and the second converted input signal based on the final zero-value flag signal, the first one-value flag signal, and the second one-value flag signal and that skips a first arithmetic operation and a second arithmetic operation when the final zero-value flag signal has a first value. The first value of the final zero-value flag signal indicates that the first input signal, or the second input signal, or both have a value of 0.