Niobium Nitride Electrode for High-K Capacitor
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Downscaled semiconductor devices face challenges in maintaining capacitance due to reduced capacitor sizes, necessitating the development of high-k dielectric materials and efficient electrode structures to meet capacitance demands.
Innovation Solution
A semiconductor device manufacturing method involving the formation of a niobium nitride lower electrode layer and a hafnium oxide dielectric layer with a tetragonal crystalline phase, achieved through nitridation processes, to enhance capacitance and film quality.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of moving object
If the size of capacitor structure is reduced to downscale semiconductor devices, then device integration density is improved, but capacitance decreases
Solution Approach 1:
The patent changes the material parameters of the electrode layers by converting niobium oxide to niobium nitride through nitridation processes. This material transformation increases the dielectric constant and improves electrode properties, enabling the capacitor to maintain high capacitance despite reduced physical size, thus resolving the contradiction between miniaturization and capacitance retention
Solution Approach 2:
The patent employs a composite structure with multiple layers including niobium nitride, niobium oxide, and high-k dielectric materials. This composite approach combines the advantages of different materials to achieve both small form factor and high capacitance, effectively addressing the technical contradiction
2Reliability
If niobium oxide is converted to niobium nitride through nitridation process, then capacitance is improved, but process complexity increases
Solution Approach 1:
The patent performs nitridation of niobium oxide to form niobium nitride as a preliminary step before forming the high-k dielectric layer. This preliminary action prepares the electrode surface with optimal properties for subsequent dielectric deposition, ensuring high capacitance while organizing the complex process into manageable sequential steps
Solution Approach 2:
The nitridation process acts as an intermediary step that transforms niobium oxide into niobium nitride, which then serves as an ideal interface for high-k dielectric deposition. This intermediary material layer mediates between the electrode formation and dielectric deposition processes, managing the complexity through a controlled transformation step
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The method effectively increases capacitance and improves film quality by forming a high-k dielectric structure with a tetragonal crystalline phase, addressing the capacitance challenges in downscaled semiconductor devices.
Implementation Method 1
converting at least a portion of the preliminary lower electrode layer to a first lower electrode layer comprising a niobium nitride by performing a nitridation process on the preliminary lower electrode layer
Implementation Method 2
converting at least a portion of the preliminary lower electrode layer to a first lower electrode layer comprising a niobium nitride by performing a plasma nitridation process on the preliminary lower electrode layer
Implementation Method 3
a dielectric layer on the lower electrode structure and including a hafnium oxide having a tetragonal crystalline phase
Data Source
AI summary
A method of manufacturing a semiconductor device includes forming a preliminary lower electrode layer on a substrate, the preliminary lower electrode layer including a niobium oxide; converting at least a portion of the preliminary lower electrode layer to a first lower electrode layer comprising a niobium nitride by performing a nitridation process on the preliminary lower electrode layer; forming a dielectric layer on the first lower electrode layer; and forming an upper electrode on the dielectric layer.