Offset Liquid-Philic Layer Prevents Ink Blending in Organic TFT

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional organic TFT devices face issues with organic semiconductor ink blending between adjacent apertures, leading to undesirable layer thicknesses and degraded transistor performance, especially in high-definition liquid crystal and organic EL display panels where subpixel downsizing increases the risk of ink meeting and blending.

Innovation Solution

A thin film transistor device structure featuring adjacent thin film transistor elements with a gap, each comprising a gate electrode, insulating layer, source and drain electrodes, and a semiconductor layer, along with a liquid-philic layer on the insulating layer with higher liquid philicity, and partition walls with liquid-repellent surfaces defining apertures. The liquid-philic layer is offset to prevent ink from meeting and blending during application.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If subpixel downsizing is implemented to achieve high-definition display, then display resolution is improved, but the risk of organic semiconductor ink blending between adjacent apertures increases

Engineering Contradiction:
Improvedisplay resolutionVSAvoidink application precision
Core Design Contradiction:
Measurement precisionVSManufacturing precision

Solution Approach 1:

A liquid-philic layer is introduced as an intermediary component between the insulating layer and the aperture. This layer has higher liquid philicity than the insulating layer, causing organic semiconductor ink to preferentially wet and accumulate on the liquid-philic layer rather than spreading to adjacent apertures. The liquid-philic layer acts as a controlled intermediary that guides ink placement and prevents unwanted blending between adjacent subpixels.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Manufacturing precision

If partition walls are made with liquid-repellent surfaces to prevent ink spreading, then ink containment is improved, but ink application complexity increases

Engineering Contradiction:
Improveink containmentVSAvoidpartition wall structure
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The partition wall structure is designed with differentiated local properties: the inner surface facing the aperture has liquid-repellent characteristics to prevent ink from climbing the partition walls and entering adjacent apertures, while the top surface has liquid-philic characteristics to allow proper ink wetting and accumulation within the aperture. This local quality differentiation enables effective ink containment without requiring complex multi-layer or multi-material structures throughout the entire partition wall.

Inventive Principle:
Principle #3Local quality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration ensures high-quality thin film transistor devices by preventing ink blending, maintaining transistor performance, and enabling precise control over semiconductor layer thicknesses, thereby enhancing the quality and yield of organic EL display elements and devices.

Implementation Method 1

a liquid-philic layer disposed on the insulating layer and having higher liquid philicity than the insulating layer

Methodology Applied
Scientific EffectLiquid philicity: Wetting

Implementation Method 2

partition walls with liquid-repellent surfaces defining apertures

Methodology Applied
Scientific EffectLiquid repellency: Hydrophobe

Data Source

PatentUS8907344B2Thin-film transistor device and method for manufacturing same, organic electroluminescent display element, and organic electroluminescent display device
Publication Date: 2014.12.09 PANASONIC HOLDINGS CORP
  • US8907344B2 patent drawing
  • US8907344B2 patent drawing
  • US8907344B2 patent drawing

AI summary

A thin film transistor element is formed in each of adjacent first and second apertures defined by partition walls. In plan view of a bottom portion of the first aperture, a center of area of a liquid-philic layer portion is offset from a center of area of the bottom portion in a direction opposite a direction of the second aperture, and in plan view of a bottom portion of the second aperture, a center of area of a liquid-philic layer portion is offset from a center of area of the bottom portion in a direction opposite a direction of the first aperture.