Optical Transceiver Timing Sync Without Interface Conversion
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing data transfer networks face complexity and cost increases due to the need for compatibility among interconnected units to implement timing protocols, as timing actions are distributed across multiple units in network elements, increasing the complexity and cost of network elements.
Innovation Solution
A transceiver unit for phase synchronized loops that includes an optoelectronic transmitter and receiver, and a processor that calculates phase differences by reading time stamps directly from the bit stream without the need for physical media interface circuitry, allowing for integrated handling of time stamps and phase calculations within a single unit.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If timing protocol actions are distributed across multiple interconnected units (transceiver unit and CPU), then the timing protocol can be implemented with separated functions, but the complexity and cost of the network element increases
Solution Approach 1:
The patent merges the timing protocol processing functions (time stamping, phase difference calculation) directly into the transceiver unit, eliminating the need for separate CPU processing. This consolidation reduces the number of interconnected units from two (transceiver + CPU) to one (integrated transceiver), thereby reducing complexity and cost while maintaining full timing protocol functionality
Solution Approach 2:
The transceiver unit is designed to perform multiple functions: optical signal transmission/reception, time stamping, phase difference calculation, and clock-time information distribution. By making the transceiver unit universal and capable of handling both physical layer operations and timing protocol operations, the patent eliminates the need for separate specialized units, reducing overall system complexity
2Ease of manufacture
If separate physical media interface circuitry is used to convert bit streams between line code form and internal forms, then data processing can be performed in dedicated units, but the device complexity and cost increases
Solution Approach 1:
The patent eliminates separate physical media interface circuitry by integrating the bit stream processing capabilities directly into the transceiver unit's processor. The processor can directly read time stamp information from the received bit stream in line code form without requiring conversion to internal form, merging the interface function with the processing function and eliminating redundant circuitry
Solution Approach 2:
The patent extracts the essential timing information (time stamps) directly from the line-coded bit stream without requiring full conversion or interpretation of the entire data stream. The processor selectively extracts only the necessary timing parameters, avoiding the complexity of complete media interface conversion circuitry while maintaining processing capability
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution simplifies the network element by eliminating the need for separate units to handle time stamps and compute phase differences, reducing complexity and cost while maintaining effective clock-time information distribution across the network.
Implementation Method 1
an optoelectronic transmitter for producing, according to a transmission line-code, a first light signal carrying a bit stream to be transmitted
Implementation Method 2
an optoelectronic receiver for receiving a second light signal from the optical data transfer link and for detecting, according to a reception line-code, a received bit stream from the second light signal
Data Source
AI summary
A phase synchronized optical master-slave loop comprises at the slave-end a processor (105) configured to include a first timing signal into a bit stream to be transmitted to the master-end, detect a second timing signal from a bit stream received from the master-end, and calculate a phase difference between a regenerated phase signal and a reference phase signal on the basis of a transmission moment of the first timing signal, a first time-stamp indicating a reception moment of the first timing signal at the master-end, a reception moment of the second timing signal, and a second time-stamp indicating a transmission moment of the second timing signal from the master-end. The processor is configured to read the time stamps from the received bit stream that corresponds to a received light signal according to a reception line-code. Thus, conversion of data format is not necessary for the phase synchronization.


