OTP and Pseudo-MTP Memory Integration via Mark Bit Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory devices using one-time programmable (OTP) and pseudo-multi-time programmable (MTP) memories require separate control circuits, leading to increased power consumption, larger circuit area, and higher costs due to the differences in operation and control methods between the two types of memories.
Innovation Solution
A memory device and access method that utilize a single memory block comprising OTP and pseudo-MTP memory sets, with a mark bit storage area to differentiate data deletion and data storage, allowing for shared control circuits and efficient data reading and writing across both memory types.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of operation
If separate control circuits are provided for OTP memory and pseudo-MTP memory, then each memory can be controlled independently, but the circuit area increases and power consumption increases
Solution Approach 1:
The patent combines separate control circuits for OTP memory and pseudo-MTP memory into a single shared control circuit. The control circuit includes a single read control unit and write control unit that can operate on both memory types, eliminating the need for duplicate control circuits and thereby reducing circuit area while maintaining independent control capability.
Solution Approach 2:
The control circuit is designed with multi-functional capabilities to handle both OTP memory and pseudo-MTP memory operations. The read control unit can read from either memory type, and the write control unit can write to either memory type, making the control circuit universal and applicable to both memory types without requiring separate dedicated circuits.
2Ease of operation
If separate control circuits are provided for OTP memory and pseudo-MTP memory, then each memory can be controlled independently, but power consumption increases
Solution Approach 1:
The patent merges separate control circuits into a single shared control circuit that serves both OTP memory and pseudo-MTP memory. This consolidation reduces the total number of active circuit components, thereby reducing overall power consumption while maintaining the ability to control both memory types independently through multiplexed access.
Solution Approach 2:
The control circuit is designed as a universal multi-functional unit that can operate on both memory types. By sharing the same control logic and signal lines, the system reduces redundant power consumption associated with separate dedicated control circuits for each memory type.
3Device complexity
If OTP memory and pseudo-MTP memory are integrated into a single memory block, then circuit structure is simplified, but the memories have different operation and control methods
Solution Approach 1:
The patent segments the memory block into distinct OTP memory regions and pseudo-MTP memory regions, allowing each segment to operate according to its specific characteristics while being managed by a unified control circuit. This segmentation enables different operation methods for different memory types within the same physical structure.
Solution Approach 2:
The control circuit incorporates dynamic selection mechanisms that can switch between different operation modes depending on which memory type is being accessed. The system can dynamically adjust control signals and access methods based on the selected memory region, enabling compatible operation across different memory types with different inherent characteristics.
Data Source
AI summary
Provided is a memory device in which the circuit structure is simplified while the functions of a memory including an OTP memory and a memory including a pseudo-MTP memory are maintained. A memory device includes a plurality of memory sets each including a mark bit storage area for storing a mark bit, which indicates that an object is deleted data, and a data bit storage area for storing data, the memory device being built from an OTP memory including an OTP memory block and a pseudo-MTP memory block, the OTP memory block containing a given number of memory sets to operate as an OTP memory, the pseudo-MTP memory block containing the rest of the memory sets operates as a pseudo-MTP memory. The mark bit is written in advance in the mark bit storage area of the OTP memory block.