Semiconductive Oxide Layer Cl2/O2 Dry Etch for TFT Consistency

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional thin film transistor (TFT) arrays in flat panel displays, particularly those using amorphous silicon, suffer from low charge mobility and inconsistent semiconductive characteristics, which affect the performance and reliability of the displays.

Innovation Solution

A thin film transistor array panel is designed with a semiconductive oxide layer treated using a Cl2/O2 dry etch recipe, incorporating elements like gallium, hafnium, tin, zinc, and indium, and featuring varying atom content ratios and thicknesses to enhance consistency and charge mobility, along with specific electrode and passivation layer structures.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If amorphous silicon is used as semiconductive material, then manufacturing is easier and cost is lower, but charge mobility is low and semiconductive characteristics are inconsistent

Engineering Contradiction:
Improvesemiconductive characteristics consistencyVSAvoidmanufacturing complexity
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent changes the material parameter from amorphous silicon to semiconductive oxide (such as IGZO - indium gallium zinc oxide), which fundamentally alters the semiconductive characteristics to achieve higher charge mobility and better consistency while maintaining compatibility with existing manufacturing processes

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent employs composite oxide materials containing multiple elements (indium, gallium, zinc, oxygen) in specific ratios. This composite structure enables tuning of semiconductive properties to achieve both high charge mobility and manufacturing feasibility

Inventive Principle:
Principle #40Composite materials

2Manufacturing precision

If semiconductive oxide layer is treated with Cl2/O2 dry etch recipe, then semiconductive characteristics consistency is improved, but manufacturing process complexity increases

Engineering Contradiction:
Improvesemiconductive characteristics consistencyVSAvoidetching process complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The Cl2/O2 dry etch recipe acts as an intermediary treatment step that modifies the surface of the semiconductive oxide layer, creating a more consistent semiconductive interface without requiring fundamental changes to the overall manufacturing process

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The etch recipe changes the surface composition and structure of the semiconductive oxide layer by controlling chlorine and oxygen incorporation, which directly improves charge mobility and characteristic consistency

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution achieves substantially consistent semiconductive characteristics and improved reliability of thin film transistors, enhancing the performance and consistency of the TFT array panel, particularly in liquid crystal displays.

Implementation Method 1

The semiconductive oxide layer is one treated with a Cl2/O2 dry etch recipe such that the semiconductive oxide layer thereafter includes trace amounts of Cl

Methodology Applied
Scientific EffectDry etching:

Data Source

PatentUS8470623B2Thin film display panel and method of manufacturing the same
Publication Date: 2013.06.25 SAMSUNG DISPLAY CO LTD
  • US8470623B2 patent drawing
  • US8470623B2 patent drawing
  • US8470623B2 patent drawing

AI summary

A thin film transistor array panel includes: a substrate; a gate line disposed on the substrate and including a gate electrode; a gate insulating layer disposed on the gate line; an semiconductive oxide layer disposed on the gate insulating layer; a data line disposed on the semiconductive oxide layer and including a source electrode; a drain electrode facing the source electrode on the semiconductive oxide layer; and a passivation layer disposed on the data line. The semiconductive oxide layer is patterned with chlorine (Cl) containing gas which alters relative atomic concentrations of primary semiconductive characteristic-providing elements of the semiconductive oxide layer at least at a portion where a transistor channel region is defined.