Oxide Memory Resistor with Semiconductor Nanoparticles for CMOS Integration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory resistors, particularly silicon-based ones, are not operational in ambient conditions due to interference from oxygen, which hinders the formation of silicon filaments, and are not readily integrated into CMOS fabrication processes.
Innovation Solution
A memory resistor with a dielectric layer containing semiconductor nanoparticles, where the dielectric layer is inhomogeneous with nano-scale columns acting as nucleation centers for conductive filament formation, allowing operation in ambient conditions and integration into CMOS processing, with electrodes and doping configurations for efficient switching and stability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If silicon-based memory resistors are used, then integration into CMOS fabrication processes is improved, but operation in ambient conditions deteriorates due to oxygen interference with silicon filament formation
Solution Approach 1:
The patent introduces metal nanoparticles (such as copper, silver, or aluminum) dispersed within the silicon dioxide dielectric layer to create localized conductive pathways. Instead of relying on silicon filament formation throughout the structure, the metal nanoparticles serve as predetermined nucleation sites for conductive filament formation, enabling reliable operation in ambient conditions while maintaining CMOS compatibility
Solution Approach 2:
The memory resistor employs a composite structure combining silicon dioxide dielectric material with embedded metal nanoparticles. This composite approach leverages the oxidation resistance of metal nanoparticles to prevent oxygen interference, while the silicon dioxide provides CMOS-compatible fabrication processes, thereby resolving the contradiction between manufacturability and ambient condition reliability
2Reliability
If metal electrodes and metal filaments are used for conduction, then memory resistor behavior is achieved, but integration into CMOS fabrication processes deteriorates
Solution Approach 1:
The patent replaces bulk metal electrodes and filaments with metal nanoparticles dispersed locally within the silicon dioxide dielectric layer. This localized approach creates conductive pathways only where needed, enabling memory resistor behavior while using materials and structures compatible with standard CMOS fabrication processes
Solution Approach 2:
The dielectric layer is structured to contain dispersed metal nanoparticles that serve as nucleation centers for conductive filament formation. This porous or dispersed structure allows the metal nanoparticles to be integrated within the dielectric matrix, enabling memory functionality without requiring separate metal electrode layers or complex metal filament formation processes
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The memory resistor achieves stable switching between on and off states with high resistance contrast, low energy consumption, and high cycling durability, enabling scalable integration into memory applications and multi-level logic systems.
Implementation Method 1
the dielectric layer is inhomogeneous with nano-scale columns acting as nucleation centers for conductive filament formation
Implementation Method 2
Memory resistors have the ability to remember their last resistance state even when there is no bias voltage applied and once the power has been switched off
Data Source
Figure 1~2c
Figure 3
Figure 4(a)
AI summary
This invention relates to memory resistors, arrays of memory resistors and a method of making memory resistors. In particular, this invention relates to memory resistors having an on state and an off state, comprising: (a) a first electrode; (b) a second electrode; (c) a dielectric layer disposed between the first and second electrodes; wherein the dielectric layer comprises nanoparticles of semiconductor material, and wherein in the on state nanoparticles form at least one conductive filament encapsulated by the dielectric layer, thereby providing a conductive pathway between the first electrode and the second electrode.