P-type Multilevel Element Quantum Well Threshold Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing semiconductor industry faces limitations in down-scaling and high integration due to binary element fabrication technologies, particularly with MOSFETs, which struggle to maintain performance and multifunctionality as devices miniaturize, and multilevel elements like SETs and RTTs require complex fabrication and operate only at low temperatures, making circuit integration difficult.
Innovation Solution
A P-type multilevel element is developed, comprising a gate electrode, active structure with multiple P-type active layers and barrier layers, where the first and second P-type active layers have different threshold voltages and are made of metal oxide, sulfide, or selenide semiconductor materials, with a barrier layer forming a quantum well structure, enabling multilevel characteristics and improved conductivity through quantized states.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If multilevel elements like SETs and RTTs are used to overcome binary element limitations, then multilevel characteristics are achieved, but complex fabrication processes are required and integration for circuit implementation is difficult
Solution Approach 1:
The active structure is segmented into multiple P-type active layers (first P-type active layer, second P-type active layer) with different threshold voltages, allowing multilevel characteristics to be achieved through layer-specific channel formation rather than complex fabrication processes
Solution Approach 2:
The device uses composite material structure combining different P-type active layers (metal oxide, sulfide, or selenide semiconductor layers) with barrier layers to create distinct threshold voltages for multilevel operation, simplifying fabrication while achieving versatility
2Adaptability or versatility
If SETs and RTTs are used to achieve multilevel characteristics, then multilevel operation is possible, but operation is limited to very low temperature
Solution Approach 1:
The device changes the threshold voltage parameter of each P-type active layer to be different, enabling multilevel operation at room temperature by controlling channel formation in specific layers through gate voltage rather than requiring low temperature conditions
3Length of moving object
If continuous down-scaling of MOSFETs is pursued, then device miniaturization is achieved, but fundamental limitations are reached in technical and economic terms
Solution Approach 1:
Instead of continuing to scale down in one dimension, the invention adds a new dimension by stacking multiple P-type active layers vertically with different threshold voltages, achieving multilevel functionality and maintaining performance without further miniaturization
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The P-type multilevel element achieves stable multilevel conductivity with distinct turn-on voltages and reduced error rates, maintaining performance across varying gate voltages, and provides a quantum well structure that enhances carrier density control and device stability.
Implementation Method 1
a barrier layer disposed between the first P-type active layer and the second P-type active layer... provides a quantum well structure that enhances carrier density control
Data Source
AI summary
Provided are P-type semiconductor layer, P-type multilevel element, and manufacturing method for the element. The P-type multilevel element comprises a gate electrode, an active structure overlapping the gate electrode, a gate insulating layer disposed between the gate electrode and the active structure, and source and drain electrodes electrically connected to both ends of the active structure, respectively. The active structure has a first P-type active layer, a second P-type active layer, and a barrier layer disposed between the first P-type active layer and the second P-type active layer. A threshold voltage for forming a channel in the first P-type active layer and a threshold voltage for forming a channel in the second P-type active layer have different values.