PAM4 DDR Feedback Circuit for Memory Signal Integrity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Memory devices face challenges in reducing inter-symbol interference (ISI) in signals, particularly with multi-level signaling schemes like PAM4, which degrades signal integrity and complicates data detection.
Innovation Solution
Implementing a feedback circuit within memory devices that utilizes decision feedback equalization (DFE) and latch circuits with tunable reference voltages to mitigate ISI, especially in DDR timing schemes, allowing for parallel processing of signals and improved bandwidth.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If multi-level signaling schemes like PAM4 are used to increase data transmission rate, then productivity is improved, but inter-symbol interference increases and signal integrity deteriorates
Solution Approach 1:
The patent implements a feedback circuit that receives a portion of the transmitted signal and feeds it back to compensate for inter-symbol interference. The feedback circuit generates compensation signals based on previously transmitted symbols and subtracts them from the current received signal, thereby reducing ISI and improving signal integrity while maintaining the high data transmission rate enabled by multi-level signaling.
2Reliability
If feedback circuit is implemented to reduce inter-symbol interference, then signal integrity is improved, but device complexity increases
Solution Approach 1:
The feedback circuit is segmented into multiple independent latch circuits, each responsible for detecting and compensating for ISI in specific signal paths. This segmentation allows the complex ISI compensation function to be divided into manageable units that can be independently designed, tested, and maintained, thereby reducing the overall device complexity while maintaining signal integrity.
Solution Approach 2:
The feedback circuit implements partial compensation by processing only the most significant ISI components rather than attempting to compensate for all possible interference sources. This approach achieves sufficient signal integrity improvement without requiring a fully comprehensive and overly complex compensation system.
Data Source
AI summary
Methods, systems, and devices for feedback for multi-level signaling in a memory device are described. The memory device may use pulse amplitude modulation (PAM) signaling (e.g., PAM4) that is synchronized with a clock signal using a double data rate (DDR) to communicate information with a host device. The memory device may include a first circuit for determining voltage levels of sampling events associated with a rising edge of the clock signal and a second circuit for determining voltage levels of sampling events associated with a falling edge of the clock signal. A feedback circuit may receive a feedback signal associated with the first circuit and modify the signal input into the second circuit. The feedback circuit may include a latch circuit configured to receive portions of the signal and receive a first control signal and a second control signal to tune portions of the signal.