Parallel Delta-Sigma Modulation for Block Boundary Accuracy

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing delta-sigma modulation systems face challenges in processing high-speed digital signals with sampling frequencies exceeding 1G sample/second, particularly due to calculation errors near signal block boundaries when multiple circuits are used in parallel.

Innovation Solution

A delta-sigma modulation apparatus is designed with a parallel circuit configuration that includes multiple filter circuits, each containing delta-sigma modulation circuits with different initial values. This setup allows for the division of input signals into blocks, parallel processing, and subsequent combining of output signals to reduce calculation errors.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If multiple delta-sigma modulation circuits are arranged in parallel to process high-speed digital signals, then processing speed is improved, but calculation errors occur near signal block boundaries

Engineering Contradiction:
Improveprocessing speedVSAvoidcalculation accuracy
Core Design Contradiction:
SpeedVSMeasurement precision

Solution Approach 1:

The patent applies preliminary action by performing overlap processing between adjacent signal blocks. The last N samples of a preceding signal block are stored and reused as initial values for processing the first N samples of the subsequent signal block. This preliminary preparation of overlapping data ensures continuity and eliminates calculation errors at block boundaries while maintaining high-speed parallel processing capability.

Inventive Principle:
Principle #10Preliminary action

2Measurement precision

If a single delta-sigma modulation circuit is used, then calculation accuracy is maintained, but processing speed decreases for high-speed digital signals

Engineering Contradiction:
Improvecalculation accuracyVSAvoidprocessing speed
Core Design Contradiction:
Measurement precisionVSSpeed

Solution Approach 1:

The patent applies segmentation by dividing the input signal into multiple signal blocks that can be processed in parallel by multiple delta-sigma modulation circuits. Each circuit processes a specific block independently, enabling high-speed parallel processing. The segmentation is combined with overlap processing to maintain accuracy at block boundaries, thus achieving both high speed and high accuracy simultaneously.

Inventive Principle:
Principle #1Segmentation

3Measurement precision

If overlap processing is performed between signal blocks, then calculation errors are reduced, but processing complexity increases

Engineering Contradiction:
Improvecalculation accuracyVSAvoidprocessing complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent applies discarding and recovering by storing the last N samples of each signal block for reuse in the next block's processing. Instead of discarding boundary samples, they are recovered and utilized as initial values for the subsequent block. This approach reduces calculation errors at boundaries while adding minimal complexity through simple storage and retrieval operations.

Inventive Principle:
Principle #34Discarding and recovering

Data Source

PatentUS20250158636A1Delta-sigma modulation apparatus and delta-sigma modulation method
Publication Date: 2025.05.15 NEC CORP
  • US20250158636A1 patent drawing
  • US20250158636A1 patent drawing
  • US20250158636A1 patent drawing

AI summary

A delta-sigma modulation apparatus divides an input signal into a plurality of signal blocks, inputs the plurality of signal blocks to a plurality of delta-sigma modulation circuits, and performs combining processing for combining a plurality of output signals from the plurality of delta-sigma modulation circuits.