Parallel Link Driver Receiver Bandwidth Selection

Resolve Bottlenecks,
Find Innovative SolutionsGenerate Solutions

Solution Overview

Problem

Current electrical interfaces face challenges with limited bandwidth and increasing complexity due to decreasing transistor sizes, requiring more advanced methods for data transfer and impedance management.

Innovation Solution

The implementation of a driver and receiver system with programmable output and input terminations, operating at a lower supply voltage (1.2 Volts) with adjustable timing parameters, allowing for smaller transistor chips and reduced cooling needs, thereby lowering implementation costs and improving data transfer efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of moving object

If transistor size is decreased to improve integration density, then device complexity increases and implementation becomes more difficult

Engineering Contradiction:

Improvetransistor chip areaVSAvoidinterface implementation complexity

Core Design Contradiction:

Area of moving objectVSDevice complexity

Solution Approach 1:

The patent changes the electrical parameters of the interface by implementing parallel link operation with adjusted voltage thresholds and timing specifications. This allows the use of smaller transistors while maintaining interface functionality through modified electrical characteristics rather than relying on larger device dimensions

Inventive Principle:

Principle #35Parameter changes

Solution Approach 2:

The patent introduces dynamic timing parameters and voltage threshold adjustments that allow the interface to adapt to varying transistor sizes and speeds. The parallel link structure enables flexible configuration of data transfer characteristics to match the capabilities of scaled transistors

Inventive Principle:

Principle #15Dynamics

2Productivity

If bandwidth is increased to improve data transfer capability, then power consumption increases

Engineering Contradiction:

Improvedata transfer bandwidthVSAvoidpower consumption

Core Design Contradiction:

ProductivityVSUse of energy by moving object

Solution Approach 1:

The patent divides the data transfer path into multiple parallel links, allowing data to be transmitted across several simultaneous channels. This segmentation enables increased total bandwidth while distributing power consumption across multiple lower-power individual links, achieving higher productivity without proportionally increasing energy usage

Inventive Principle:

Principle #1Segmentation

Data Source

PatentUS7930452B1Parallel link electrical and timing parameter specification for output driver and input receiver that selects bandwidth or frequency based on timing parameters

Publication Date: 2011.04.19 CISCO TECHNOLOGY INC

AI summary

In one embodiment, an apparatus includes a driver and a receiver. The driver has an output, wherein the output of the driver has an associated output termination. In addition, the receiver has an input, wherein the input of the receiver has an associated input termination. An interface between the output of the driver and the input of the receiver operates according to a set of one or more timing parameters, wherein the input termination, the output termination, and the set of timing parameters correspond to a bandwidth for data transfer or frequency for data transfer across the interface between the output of the driver and the input of the receiver.