Display Routing Lines With Parallel Sections for Luminance Uniformity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The resistance difference between signal lines in the bezel area of display devices leads to deteriorated display quality due to varying lengths and widths, which affects the uniformity of image display.
Innovation Solution
The display device incorporates routing lines with adjusted extension shapes to ensure equal widths and lengths, reducing RC delay and luminance differences by making line resistances uniform.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If signal lines are extended to cover the bezel area to widen the display area, then the display area is increased, but the resistance difference between signal lines increases due to varying lengths and widths
Solution Approach 1:
The patent applies local quality by making the middle portions of adjacent routing lines parallel to each other, creating a localized structural feature that compensates for resistance differences. This parallel arrangement in the middle section (which spans across the display area) allows for more uniform current distribution and reduced RC delay variations, while the end portions can have different configurations to accommodate connection requirements.
Solution Approach 2:
The patent changes the geometric parameters of the routing lines by making middle portions parallel and extending them across the display area. This parameter adjustment (making lengths and widths more uniform in the critical middle section) directly addresses the resistance uniformity issue while maintaining the expanded display area.
2Area of stationary object
If routing lines are made with different lengths and widths to accommodate the bezel area layout, then the display area is widened, but the RC delay and luminance uniformity deteriorate
Solution Approach 1:
The patent applies local quality by making the middle portions of adjacent routing lines parallel to each other, creating a localized structural feature that compensates for resistance differences. This parallel arrangement in the middle section (which spans across the display area) allows for more uniform current distribution and reduced RC delay variations, while the end portions can have different configurations to accommodate connection requirements.
Solution Approach 2:
The patent creates equipotential conditions by making routing line middle portions parallel and of similar dimensions, which helps equalize the electrical potential distribution across the display area. This reduces voltage drops and RC delay variations, leading to improved luminance uniformity despite the expanded bezel area.
3Manufacturing precision
If the bezel area is reduced to improve resistance uniformity, then resistance difference between lines is reduced, but the display area is reduced
Solution Approach 1:
The patent applies local quality by making the middle portions of adjacent routing lines parallel to each other, creating a localized structural feature that compensates for resistance differences. This parallel arrangement in the middle section (which spans across the display area) allows for more uniform current distribution and reduced RC delay variations, while the end portions can have different configurations to accommodate connection requirements.
Solution Approach 2:
The patent transitions from considering only the horizontal layout to incorporating the vertical dimension by making middle portions of routing lines parallel in the vertical direction. This dimensional approach allows routing lines to maintain uniform characteristics without being constrained by horizontal bezel width, enabling both large display area and resistance uniformity.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A display device includes: a pad area in a non-display area of a substrate; a first cluster pad and a second cluster pad in a pad area; and routing lines on the substrate and electrically connected from the display area to the first cluster pad and the second cluster pad, wherein the routing lines include a first routing line extending to the first cluster pad and a second routing line extending to the second cluster pad, the first routing line and the second routing line are adjacent, the first routing line includes a first middle portion extending in a second direction crossing a first direction that is a horizontal direction, and the second routing line includes a second middle portion adjacent to and parallel to the first middle portion, and the first middle portion and the second middle portion are between the first cluster pad and the second cluster pad.