Phase-Change Memory Conductance Control via Pulse Trailing Edge

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing phase-change memory (PCM) devices in analog synapse applications face challenges in precisely controlling conductance values, particularly in resetting operations, where achieving the lowest conductance value is difficult due to the limitations of pulse sequences without trailing edge durations longer than leading edge durations.

Innovation Solution

A sequence of pulses is applied to PCM devices, where the trailing edge duration is longer than the leading edge duration, enabling improved control of conductance values by effectively managing the crystalline and amorphous phases, thereby allowing for precise conductance adjustments.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If traditional pulse sequences (with leading edge duration >= trailing edge duration) are used for resetting PCM devices, then the operation is simple, but the conductance control precision deteriorates and the lowest conductance value cannot be achieved

Engineering Contradiction:
Improveconductance control precisionVSAvoidpulse sequence complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent applies parameter changes by modifying the pulse sequence parameters, specifically making the trailing edge duration longer than the leading edge duration. This parameter inversion resolves the contradiction by enabling precise conductance control and achieving the lowest conductance values while maintaining a relatively simple pulse sequence structure.

Inventive Principle:
Principle #35Parameter changes

2Manufacturing precision

If pulse sequences with trailing edge duration longer than leading edge duration are used, then conductance control precision is improved, but the operation complexity increases

Engineering Contradiction:
Improvephase configuration control precisionVSAvoidpulse sequence operation simplicity
Core Design Contradiction:
Manufacturing precisionVSEase of operation

Solution Approach 1:

The patent changes the temporal parameters of the pulse sequence by inverting the traditional relationship between leading and trailing edge durations. This parameter modification enables precise phase configuration control during resetting operations while the patent acknowledges the increased operational complexity as a necessary trade-off for achieving the desired precision.

Inventive Principle:
Principle #35Parameter changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enhances the control of conductance values in PCM devices, particularly during resetting operations, by ensuring a decrease towards the lowest conductance value, improving the overall phase configuration control compared to traditional methods.

Implementation Method 1

Phase-change memory (PCM) devices have resistance values that are altered by transitioning some or all of a material volume between a low-resistance crystalline phase and a high-resistance amorphous phase

Methodology Applied
Scientific EffectPhase change: Phase Change

Implementation Method 2

PCM devices have resistance values that are altered by transitioning some or all of a material volume between a low-resistance crystalline phase and a high-resistance amorphous phase

Methodology Applied
Scientific EffectJoule heating: Joule Heating

Data Source

PatentUS11217304B2Memory operation method and circuit
Publication Date: 2022.01.04 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US11217304B2 patent drawing
  • US11217304B2 patent drawing
  • US11217304B2 patent drawing

AI summary

A method of operating a synapse array includes applying a pulse sequence to a resistor coupled between a row and a column of the synapse array, and in response to the applying the pulse sequence, lowering a conductance level of the resistor. Each pulse of the pulse sequence includes a pulse number, an amplitude, a leading edge, a pulse width, and a trailing edge, the trailing edge having a duration longer than a duration of the leading edge, and applying the pulse sequence includes increasing the pulse number while increasing one of the amplitude, the pulse width, or the trailing edge duration.