Phase Change Memory Programming Circuit with Feedback Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing phase change memory technologies face challenges in precisely controlling the resistance levels of phase change materials to achieve consistent multi-bit storage, leading to inconsistent resistance values and reduced sensing margins.
Innovation Solution
An integrated circuit with a write circuit that applies pulses to phase change memory elements, adjusting pulse parameters based on the difference between the sensed resistance and the desired resistance, ensuring precise programming to achieve the desired resistance range.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If conventional programming methods are used to set resistance levels in phase change memory cells, then the programming process can be completed, but the resistance values exhibit wide distribution and inconsistent multi-bit storage is achieved
Solution Approach 1:
The patent implements a feedback mechanism where the resistance of the phase change memory cell is sensed after each programming pulse, and the sensed resistance value is used to determine whether to apply additional programming pulses. The system compares the sensed resistance against target resistance ranges for different data states (00, 01, 10, 11) and continues programming until the resistance falls within the desired range, thereby achieving precise and consistent resistance programming.
2Manufacturing precision
If multiple programming pulses are applied to achieve precise resistance control, then the resistance precision improves, but the number of write cycles increases
Solution Approach 1:
The patent applies preliminary programming pulses with parameters designed to quickly bring the resistance close to the target value, followed by verification and fine-tuning pulses only if needed. This preliminary action approach reduces the total number of write cycles by avoiding unnecessary iterative programming steps while still achieving the desired precision.
3Quantity of substance
If the phase change material is programmed to intermediate resistance values for multi-bit storage, then the storage density increases, but the consistency of resistance values decreases
Solution Approach 1:
The patent dynamically adjusts programming pulse parameters (amplitude, duration, shape) based on the desired target resistance state. Different pulse waveforms are used to program different data states (00, 01, 10, 11), with each pulse type optimized to achieve the specific intermediate resistance value required for that state. This dynamic parameter adjustment ensures consistent resistance values across multiple programming operations while enabling multi-bit storage.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This method enhances the precision and consistency of resistance programming, reducing the number of write cycles and achieving narrow distributions of resistance levels, thereby improving the reliability of multi-bit storage in phase change memory devices.
Implementation Method 1
The temperature changes of the phase change material may be achieved by driving current through the phase change material itself or by driving current through a resistive heater adjacent the phase change material. With both of these methods, controllable heating of the phase change material causes controllable phase change within the phase change material.
Implementation Method 2
Phase changes in the phase change materials may be induced reversibly. In this way, the memory may change from the amorphous state to the crystalline state and from the crystalline state to the amorphous state in response to temperature changes.
Data Source
AI summary
An integrated circuit includes a memory element and a circuit. The circuit is configured to program the memory element by applying one or more pulses to the memory element until a sensed resistance of the memory element is within a range of a desired resistance. The one or more pulses have a parameter value that is modified for each subsequent pulse based on the parameter value for an immediately preceding pulse and on a difference between the sensed resistance of the memory element and the desired resistance.