Phase Change Memory Insulation Layer Parasitic Current Suppression

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional phase change memory devices experience decreased sensing margin due to parasitic current generated when reading data, which is caused by electrical connection between dummy cell strings and bit lines, leading to improper operation of sense amplifiers and difficulty in discriminating '1' or '0' states.

Innovation Solution

A phase change memory device design where the global X-decoder line is not electrically connected to the active region, with an insulation layer pattern formed between diodes and the phase change layer in the dummy active region to prevent electrical connection, and vertical PN diodes are used to suppress parasitic current flow.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If dummy cell strings are electrically connected to bit lines to define process conditions, then process condition definition is improved, but parasitic current is generated causing sensing margin to decrease

Engineering Contradiction:
Improveprocess condition definitionVSAvoidsensing margin
Core Design Contradiction:
ReliabilityVSMeasurement precision

Solution Approach 1:

An insulation layer pattern is introduced as an intermediary element between the dummy cell strings and bit lines. This insulation layer selectively prevents electrical connection in specific regions while maintaining connection in others, thereby defining process conditions without generating harmful parasitic current that would degrade sensing margin.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The insulation layer pattern creates local differentiation in the dummy cell structure. By applying insulation selectively in certain regions but not others, the patent achieves local quality control where some dummy cells are electrically isolated while others remain connected, enabling process definition without parasitic current interference.

Inventive Principle:
Principle #3Local quality

2Object-generated harmful factors

If additional dummy lines are formed to suppress parasitic current, then parasitic current suppression is improved, but cell array area increases causing cell efficiency to decrease

Engineering Contradiction:
Improveparasitic current suppressionVSAvoidcell array area
Core Design Contradiction:
Object-generated harmful factorsVSArea of stationary object

Solution Approach 1:

The patent extracts the current suppression function from the traditional approach of adding dummy lines and relocates it to the insulation layer pattern within the existing dummy cell structure. This removes the need for additional area-consuming dummy lines while maintaining parasitic current suppression.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The insulation layer pattern serves multiple functions simultaneously: it defines process conditions for the dummy cells, suppresses parasitic current, and maintains cell array compactness. This multi-functionality eliminates the need for separate dummy lines dedicated solely to current suppression.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution effectively increases the sensing margin by preventing parasitic current flow, thereby improving cell efficiency and reducing the area of the cell array without the need for additional dummy lines, enhancing data discrimination and manufacturing yield.

Implementation Method 1

a phase change layer formed on the insulation layer pattern

Methodology Applied
Scientific EffectPhase change: Phase Change

Data Source

PatentUS8008167B2Phase change memory device having an increased sensing margin for cell efficiency and method for manufacturing the same
Publication Date: 2011.08.30 SK HYNIX INC
  • US8008167B2 patent drawing
  • US8008167B2 patent drawing
  • US8008167B2 patent drawing

AI summary

A phase change memory device having an increased sensing margin for improved cell efficiency. The phase change memory device includes a plurality of diodes formed in an active region of a semiconductor substrate; an insulation layer pattern formed on the respective diodes; a phase change layer formed on the insulation layer pattern in such a way as not to be electrically connected with the diodes; bit lines formed over the phase change layer; and a global X-decoder line formed over the bit lines. The present invention suppresses current flow in a phase change memory device because the dummy cell string and the dummy active region are not electrically connected with each other under the global X-decoder line, whereby preventing parasitic current from being produced in the phase change memory device.