PCRAM Common Current Driver for Area Reduction and Phase Change Prevention
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional semiconductor memory apparatuses with phase change random access memory (PCRAM) face challenges due to the large circuit area occupied by multiple current drivers using different operating voltage sources and the risk of unintended phase changes in memory cells when excessive sensing currents are applied.
Innovation Solution
A semiconductor memory apparatus with a common current unit that drives both sensing and programming currents using a single operating voltage source, featuring a data transfer unit that adjusts current limits based on selection signal voltage levels to prevent phase changes during read operations, and a selection signal output unit that controls voltage levels to differentiate between write and read modes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If multiple current drivers using different operating voltage sources are used, then reliable programming and sensing operations can be performed, but the circuit area increases significantly
Solution Approach 1:
The patent merges the programming current driver and sensing current driver into a single current driver that can output both programming current (I_PGM) and sensing current (I_SENSE). This is achieved by using a single voltage source (VDD) and a current driver circuit that selectively outputs different currents based on control signals, thereby reducing the circuit area while maintaining reliable programming and sensing operations.
Solution Approach 2:
The current driver circuit is designed with multi-functionality to serve both programming and sensing operations. By incorporating current limiting circuits and control mechanisms, the same current driver can safely provide high programming current for phase change and low sensing current for reading, eliminating the need for separate dedicated drivers for each function.
2Speed
If excessive sensing current is applied to read data, then faster data reading can be achieved, but unintended phase changes occur in memory cells
Solution Approach 1:
The patent implements dynamic current control where the sensing current (I_SENSE) is made variable rather than fixed. The current driver dynamically adjusts the sensing current level based on the selected memory cell's state and the required read operation. This dynamic adjustment ensures that sufficient current is provided for fast reading while preventing excessive current that would cause unintended phase changes, thereby maintaining data retention accuracy.
Solution Approach 2:
The patent changes the parameter of current level dynamically during sensing operations. By controlling the sensing current to be within a specific range (higher than read current but lower than programming current), the system achieves fast data reading without causing phase changes. The current driver adjusts this parameter based on control signals to balance reading speed and data integrity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution reduces circuit size and prevents unintended state changes in memory cells by using a single operating voltage source and controlling current levels, ensuring reliable data retention and reduced power consumption.
Implementation Method 1
The GST is changed to the desired phase by sending an appropriate programming current through the GST to apply Joule heating sufficient to reach temperatures needed to change the phase of the GST
Implementation Method 2
The phase change material can change to either an amorphous state or a crystalline state at different temperature of the phase change material
Data Source
AI summary
A semiconductor memory apparatus includes a memory cell, a data transfer unit configured to adjust an access to the memory cell according to a voltage level of a selection signal, a selection signal output unit configured to output the selection signal having a first control voltage level in a data write mode and a second control voltage level in a data read mode. A data detection unit may also be configured to detect a voltage formed by a sensing current supplied to the memory cell through the data transfer unit in the data read mode, and output read data according to the detection result, wherein the second control voltage level is lower than the first control voltage level.