Phase-Change FPGA Interconnects With Isolated Programming Paths
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing FPGA technologies face RC delay issues due to programming circuitry load, which affects the performance of configurable interconnections, as the programming circuitry is connected to the same interconnects used for logical operations.
Innovation Solution
The use of phase change elements with an amorphous region electrically isolating the heater from the interconnects, allowing pulses from the programming circuitry to be received via a distinct path, and the implementation of resistive memory elements with transistors of opposite conductivity types to selectively couple or decouple interconnects, thereby isolating them from the programming circuitry load.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If programming circuitry is connected to the same interconnects used for logical operations, then the interconnects can be programmed, but RC delay increases due to programming circuitry load
Solution Approach 1:
The patent divides the interconnection system into two separate paths: one for programming (through the amorphous region) and one for logical operations (through the crystalline region and interconnects). This segmentation allows programming signals to be transmitted without loading the logical operation interconnects, eliminating the RC delay while preserving programmability.
Solution Approach 2:
The amorphous region acts as an intermediary element that receives programming pulses from the programming circuitry and transfers them to the heater, while electrically isolating the programming circuitry from the logical operation interconnects. This intermediary function enables programming without direct connection between programming circuitry and operational interconnects.
2Reliability
If phase change elements are used for configurable interconnections, then interconnect settings can be stored, but electrical isolation from programming circuitry is needed
Solution Approach 1:
The patent applies different electrical properties to different regions of the phase change element: the amorphous region provides high resistance for electrical isolation, while the crystalline region provides low resistance for signal transmission. This local differentiation of electrical properties enables both reliable settings storage and simplified isolation structure.
Solution Approach 2:
The patent utilizes phase transitions of the phase change material between amorphous and crystalline states to achieve different electrical resistance levels. The amorphous phase provides high resistance for isolation, while the crystalline phase provides low resistance for conduction. This phase-dependent electrical property enables the element to serve multiple functions without additional isolation structures.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution eliminates the RC delay associated with programming circuitry load, enabling faster and more efficient operation of configurable interconnections by allowing the interconnects to be electrically isolated from the programming circuitry, and allowing for multiple resistance states to be achieved through varying pulse characteristics.
Implementation Method 1
The amorphous region is connected to a heater to receive pulses from the programming circuitry
Implementation Method 2
The amorphous region is connected to a heater to receive pulses from the programming circuitry
Implementation Method 3
Each phase change element includes an amorphous region... A first state has low electrical resistance between the first interconnect and the second interconnect, responsive to the amorphous region having a first size. A second state has a second electrical resistance between the first interconnect and the second interconnect, responsive to the amorphous region having a second size larger than the first size
Data Source
AI summary
A programmable logic device has a configurable interconnection coupling logic blocks, where the configurable interconnection has a phase change element with an amorphous region having a variable size to determine the phase change element is open or short. This isolates the programming path from the logic path.