Phase-Change Memory Device Program Current Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current phase-change memory devices lack an efficient method to control the program current for multi-level cell (MLC) type phase-change memory cells, which limits their integration level and operational flexibility.
Innovation Solution
A phase-change memory device with a data write control unit that generates write control signals and codes to control the level and duration of the program current, allowing for varying phase change characteristics by adjusting the supply time and level of the program current based on input data combinations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If conventional memory devices are used, then simplicity and low power consumption are maintained, but integration level and operational flexibility are limited
Solution Approach 1:
The patent implements dynamic control of program current by adjusting both the duration (activation period of write control signals) and magnitude (level of program current) based on input data combinations. This dynamic approach enables MLC-type phase-change memory cells to achieve multiple storage states, thereby improving operational flexibility and integration level without requiring fundamentally complex control mechanisms.
2Speed
If program current is increased to achieve faster phase change, then phase change speed is improved, but power consumption increases
Solution Approach 1:
The patent employs periodic pulsed current application where the program current is applied in controlled bursts rather than continuously. By adjusting the activation period of write control signals and the magnitude of current pulses, the system achieves effective phase change at lower average power consumption while maintaining adequate phase change speed for operational requirements.
3Adaptability or versatility
If MLC-type phase-change memory cells are implemented without efficient current control, then integration level is improved, but control precision and reliability deteriorate
Solution Approach 1:
The patent achieves precise control of phase change in MLC-type memory cells by varying multiple parameters of the program current including activation period, current magnitude, and pulse duration. These parameter changes are controlled based on input data combinations, enabling reliable differentiation between multiple storage states while maintaining high integration level through efficient use of phase-change material volume.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables the phase-change memory device to effectively control the phase change characteristics of MLC-type phase-change memory cells, enhancing integration level and operational flexibility while maintaining simplicity and low power consumption.
Implementation Method 1
The PCRAM device generates a reversible phase change between the crystalline state and the amorphous state of the phase changeable material GST by using Joule heat generated by applying a specific current or voltage to the phase changeable material GST
Implementation Method 2
The PCRAM device stores data using a phase changeable material. That is, the PCRAM device is a nonvolatile memory device that uses a phase change of a phase changeable material depending on the temperature conditions, i.e., a resistance change proportional to the phase change
Data Source
AI summary
A phase-change memory device includes a data write control unit configured to generate write control signals according to a data combination of a plurality of input data and output write control codes with a code update period controlled according to an activation period of one of the write control signal, and a data write unit configured to output a program current in response to the write control signals and control a level of the program current according to a code combination of the write control codes.