Storage Device PHY PLL Power Management via Dummy Pattern Counting
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The high-speed mode of the MIPI M-PHY interface for storage devices results in significant power consumption, even during idle states where dummy patterns are transmitted, leading to inefficient energy usage.
Innovation Solution
A method is introduced where a storage device counts dummy patterns transmitted from a host, compares this count to a reference value, and cuts off power to the PHY PLL circuit when both determinations indicate no active data transmission, transitioning to a deep stall state to reduce power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If high-speed mode is used in MIPI M-PHY interface, then data transfer performance is improved, but power consumption increases significantly
Solution Approach 1:
The patent implements dynamic power management by transitioning the PHY between active states (for high-speed data transfer) and deep stall states (for low power consumption). The system dynamically adjusts its operational state based on whether data transmission is actually occurring or if only dummy patterns are being transmitted, thereby resolving the contradiction between maintaining high-speed capability and reducing power consumption during idle periods
Solution Approach 2:
The patent changes the operational parameter of the PHY from continuous high-speed mode to an idle deep stall state when no real data transmission is detected. By monitoring for real data versus dummy patterns and adjusting the PHY state accordingly, the system optimizes power consumption while preserving the ability to achieve high-speed transfer when needed
2Stability of the object's composition
If PHY remains in active state during idle transmission of dummy patterns, then signal stability is maintained, but power consumption increases unnecessarily
Solution Approach 1:
The patent performs preliminary detection by counting dummy pattern transmissions to determine whether the PHY should transition to deep stall state. This preliminary action of monitoring and counting allows the system to distinguish between temporary idle periods (where deep stall is appropriate) and periods requiring signal stability (where active state is needed), thereby avoiding unnecessary power consumption while maintaining stability when required
Solution Approach 2:
The patent implements feedback control by continuously monitoring the transmission state and using this information to adjust the PHY power state. The feedback mechanism counts dummy patterns and compares them against threshold values to determine when to transition between active and deep stall states, creating a closed-loop system that balances signal stability requirements with power consumption optimization
Data Source
AI summary
A method of operating a storage device, which communicates with a host using a serial interface to reduce power consumption, includes counting fillers transmitted from a physical layer (PHY) transmission module of the host to generate a count value, comparing the count value with a reference value, and cutting off power to a PHY phase locked loop (PLL) circuit of the storage device according to a comparison result.