Programmable Logic Block Power Gating for Leakage Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Programmable logic devices (PLDs) face significant power consumption issues due to leakage currents in transistors, especially at narrow gate widths, leading to increased static and total power consumption.
Innovation Solution
Implementing power-saving concepts such as reducing leakage current in field-effect transistors, optimizing routing configurations, and selectively powering down unused logic elements and regions within the PLD to minimize power consumption while maintaining functionality.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If gate thickness of transistors is reduced to increase functionality, then device density and logic capacity improve, but leakage current increases causing higher static power consumption
Solution Approach 1:
The PLD is divided into multiple logic array blocks, each independently controllable through power-down control signals. This segmentation allows individual blocks to be powered down when not in use, reducing overall leakage current while maintaining the device's total logic capacity through selective activation of required blocks
Solution Approach 2:
The patent implements dynamic power management by selectively enabling and disabling logic array blocks based on operational requirements. Power-down control signals dynamically adjust the power state of individual blocks, allowing the system to adapt between high-performance mode (all blocks active) and low-power mode (only necessary blocks active), thus resolving the contradiction between logic capacity and static power consumption
2Adaptability or versatility
If more transistors are added to increase functionality, then logic elements and routing capacity improve, but total power consumption increases due to increased leakage
Solution Approach 1:
The PLD architecture segments the transistor population into distinct logic array blocks with independent power control. This allows the device to maintain high functionality when needed while reducing total power consumption by deactivating unused blocks, effectively managing the trade-off between having many transistors available and the leakage they generate when inactive
Solution Approach 2:
Different regions of the PLD can have different power states simultaneously - some logic array blocks remain active to maintain functionality while others are powered down to reduce leakage. This local quality approach allows selective optimization of power consumption in specific areas without compromising overall device functionality
Data Source
AI summary
A method and system for reducing power consumption in a programmable logic device (PLD) is provided. The power consumption may be reduced by preferably continually considering power consumption as a factor in circuit design during the synthesis, placement, routing, and period following routing of the programmable logic device.