PLL Lock-In Actuator Circuit for Rapid Phase Synchronization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional phase-locked loops (PLLs) face challenges in achieving rapid lock-in, particularly for operating frequencies above MHz, requiring several oscillation periods and failing to meet the stability and speed needs of applications like video and display systems.
Innovation Solution
The introduction of a lock-in actuator circuit that receives a reference signal and generates a lock-in signal to be outputted to the loop filter or VCO/ICO/DCO, enabling rapid lock-in by performing temporal feature measurements and utilizing this signal to directly force the phase-locked output signal into a lock-in state.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If conventional PLL architecture is used, then the PLL can trace and lock the phase and frequency of input signal, but it requires several oscillation periods (microseconds or more) to achieve lock-in state
Solution Approach 1:
The patent introduces a lock-in actuator circuit that performs preliminary actions by detecting the temporal features of the reference signal and generating a lock-in signal before the conventional PLL loop can complete multiple oscillation periods. This preliminary lock-in signal is injected into the loop filter or VCO/ICO/DCO to force the output signal into lock-in state ahead of time, thereby achieving rapid lock-in without waiting for several oscillation periods.
2Speed
If greater bandwidth is used in conventional PLL, then the lock-in occurs faster, but the PLL still locks-in after oscillating scores or hundreds of periods
Solution Approach 1:
The patent introduces a lock-in actuator circuit as an intermediary component that mediates between the reference signal and the PLL loop. This actuator circuit detects temporal features of the reference signal and generates a lock-in signal that acts as a mediator to force the PLL into lock-in state, thereby reducing the number of oscillation periods required without excessively increasing device complexity.
3Reliability
If conventional PLL is used for video and display systems, then the basic phase and frequency tracking function is achieved, but the stability and operating speed do not meet the needs of these applications
Solution Approach 1:
The lock-in actuator circuit is designed with multi-functionality to serve various PLL applications including video and display systems. It can detect temporal features of reference signals with different frequencies and generate appropriate lock-in signals to force the PLL into lock-in state rapidly, thereby providing universal improvement in stability and operating speed across different applications without requiring application-specific complex circuits.
Data Source
AI summary
A phase-locked loop (PLL) for rapid lock-in applicable to digital, analog, or hybrid digital-analog PLL circuits is provided. Besides the units for basic operation, including a phase-frequency detector (PFD), a charge pump, a loop filter, and/or a voltage/current/digital-controlled oscillator (VCO/ICO/DCO), an additional lock-in actuator circuit is provided for providing lock-in signals, achieving the purpose of rapid lock-in through operational processes.