PLL RC Tuning for Stable Damping Across Process Variations
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional phase-locked loop (PLL) circuits face instability due to variations in manufacturing process and operation environments, leading to deviations in damping factor, natural frequency, loop bandwidth, phase noise, and switching transients, which affect the stability and frequency response.
Innovation Solution
The PLL circuit employs a distribution of resistive and capacitive elements that vary proportionally, maintaining a substantially constant damping factor and natural frequency through a tuning circuit that adjusts the RC product, ensuring stability across manufacturing and operational variations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If conventional PLL circuits are used with fixed physical elements, then the circuit structure is simple, but the damping factor and natural frequency deviate from designed values due to manufacturing process variations and operation environment changes
Solution Approach 1:
The patent applies dynamics by making the resistive and capacitive elements adjustable rather than fixed. The circuit transitions from a static configuration to a dynamic one where component values can be modified to compensate for process variations and environmental changes, thereby maintaining the damping factor within specified ranges despite manufacturing tolerances
Solution Approach 2:
The patent implements parameter changes by allowing the resistance and capacitance values to be varied to maintain the damping factor. By changing the physical parameters of the circuit elements (R and C values) based on detected deviations, the system compensates for manufacturing variations and environmental effects, keeping the damping factor stable across different operating conditions
2Reliability
If the damping factor is optimized for frequency response, then the frequency response quality improves, but the acquisition time response becomes sluggish
Solution Approach 1:
The patent applies dynamics by enabling real-time adjustment of the damping factor. Instead of being fixed at a single value that compromises either frequency response or acquisition time, the damping factor can be dynamically optimized based on operational requirements, allowing the system to achieve fast acquisition initially and then maintain stable frequency response during normal operation
Solution Approach 2:
The patent implements periodic action through the continuous monitoring and adjustment of the damping factor. The system periodically evaluates the damping factor based on process corner information and environmental conditions, making adjustments at appropriate intervals to maintain optimal performance across different operational phases
3Area of stationary object
If discrete components are replaced with on-chip implementation to save space, then the device area is reduced, but the resistance and capacitance variations increase significantly
Solution Approach 1:
The patent applies dynamics by implementing adjustable resistive and capacitive elements on-chip. Rather than using fixed on-chip components with high variation, the system provides dynamic control over R and C values, allowing compensation for process variations while maintaining the compact on-chip integration
Solution Approach 2:
The patent implements feedback by continuously monitoring the damping factor and using this information to adjust the resistive and capacitive element values. The feedback mechanism compensates for the increased variations inherent in on-chip components, maintaining manufacturing precision despite the benefits of integrated implementation
Data Source
AI summary
An apparatus and method for operating a phase-locked loop circuit are disclosed. The phase locked loop circuit includes a plurality of resistive elements and a plurality of capacitive elements that are distributed in a charge pump, a loop filter and a voltage controlled oscillator. The plurality of resistive elements have a plurality of resistances that vary in proportion to each other. The plurality of capacitive elements have a plurality of capacitive elements that vary in proportion to each other. A damping factor of the phase-locked loop circuit is maintained substantially constant by the plurality of resistive elements and the plurality of capacitive elements.