PMOS Transistor Equalization Circuit for Long Bit Lines
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Integrated circuits with long, parallel signal lines are susceptible to undesirable electrical coupling and interference, leading to slow operation and erroneous readings due to capacitive coupling and ground bounce, which existing technologies fail to adequately mitigate.
Innovation Solution
The implementation of p-type metal oxide semiconductor (PMOS) transistors in electronic circuits to selectively pull up bit lines and inverted bit lines, using clamp signals and precharge/clamping circuits to stabilize and equalize voltage levels, thereby reducing interference within and between memory cells.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If long parallel bit lines are used to couple memory cells, then the memory array can be densely packed and area-efficient, but capacitive coupling and electrical interference between adjacent lines increase
Solution Approach 1:
An intermediate equalization circuit is introduced between adjacent bit lines to mitigate capacitive coupling interference. The equalization circuit includes transistors that selectively connect adjacent bit lines to equalize their voltage levels, acting as a mediator that reduces the harmful electrical interference while allowing the bit lines to remain physically close for area efficiency
Solution Approach 2:
The equalization circuit performs preliminary action by pre-charging or equalizing the voltage levels on adjacent bit lines before memory operations. This preliminary anti-action counteracts the capacitive coupling effects that would otherwise cause erroneous readings, ensuring that interference is mitigated before it can affect memory read/write operations
2Quantity of substance
If bit lines are made longer to increase memory capacity, then more memory cells can be accommodated, but access time increases due to slower signal propagation
Solution Approach 1:
The equalization circuit performs preliminary action by pre-charging the bit lines to appropriate voltage levels before memory access operations. This preliminary action reduces the time required for signal propagation along the long bit lines, thereby decreasing access time while maintaining increased memory capacity
Solution Approach 2:
The equalization circuit operates periodically, activating equalization transistors at specific intervals during memory operations. This periodic action maintains proper voltage levels on long bit lines throughout the memory access cycle, ensuring fast access times despite the increased line length required for higher capacity
3Area of stationary object
If bit lines are positioned closer together to increase density, then area is reduced, but ground bounce and electrical interference increase
Solution Approach 1:
The equalization circuit serves as an intermediary between adjacent bit lines, with transistors that selectively connect the lines to equalize their potentials. This intermediate structure provides a controlled path for charge redistribution that mitigates ground bounce effects while allowing the bit lines to remain closely spaced for high density
Solution Approach 2:
The equalization circuit actively maintains equipotential conditions between adjacent bit lines by selectively connecting them through equalization transistors. This equipotentiality reduces voltage differences that would otherwise cause ground bounce and electrical interference, enabling close spacing of bit lines without suffering from the associated harmful effects
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach effectively mitigates external influences on long signal lines, improving access time and reducing erroneous operations by stabilizing bit lines and inverted bit lines, ensuring accurate data reading and storage in memory arrays.
Implementation Method 1
capacitive coupling between a bit line and inverted bit line within a cell, e.g., 110 and 120, as well as coupling between lines of one cell and lines of a nearby cell
Data Source
AI summary
Mitigating external influences on long signal lines. In accordance with an embodiment of the present invention, a column of a memory array includes first and second transistors configured to pull up the bit line of the column. The column includes a third transistor configured to selectively pull up the bit line of the column responsive to a level of the inverted bit line of the column and a fourth transistor configured to selectively pull up the inverted bit line of the column responsive to a level of the bit line of the column. The column further includes fifth and sixth transistors configured to selectively pull up the bit line and inverted bit line of the column responsive to the clamp signal and a seventh transistor configured to selectively couple the bit line of the column and the inverted bit line of the column responsive to the clamp signal.