PMOS Replacement Metal Gate with Raised Source Drain

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current CMOS technology faces limitations in PMOS device performance due to polysilicon depletion and tensile strain, which degrades hole mobility in deep sub-micron transistors.

Innovation Solution

The implementation of a replacement metal gate process for PMOS transistors, involving the growth of epitaxial silicon germanium source drains and the use of a high-k gate dielectric with a p-type metal layer to relieve tensile strain and improve mobility, along with the removal of the nitride etch stop layer to reduce external resistance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If polysilicon gate is used in PMOS devices, then device structure is simple, but polysilicon depletion occurs and hole mobility degrades

Engineering Contradiction:
Improvegate structureVSAvoidhole mobility
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent changes the material parameter of the gate from polysilicon to metal (such as tungsten, titanium nitride, or other metal gates), fundamentally altering the electrical and mechanical properties of the gate structure. This material substitution eliminates polysilicon depletion effects and enables compressive stress application to improve hole mobility in PMOS devices.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent employs composite material structures including metal gate electrodes combined with high-k dielectric materials (such as hafnium oxide, silicon oxide, or silicon nitride). This composite approach provides both the electrical benefits of metal gates and the insulating properties of high-k dielectrics, while enabling stress engineering through the nitride etch stop layer with tensile stress characteristics.

Inventive Principle:
Principle #40Composite materials

2Ease of manufacture

If tensile strain is applied to PMOS channel, then manufacturing process is simplified, but hole mobility is degraded

Engineering Contradiction:
Improvestrain applicationVSAvoidhole mobility
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The patent applies compressive stress to the PMOS channel through the metal gate structure and associated stressor layers, which is the opposite (anti-action) of the conventional tensile strain approach. This preliminary application of compressive stress counteracts the natural tensile strain that would otherwise degrade hole mobility, thereby improving device performance while maintaining manufacturing simplicity.

Inventive Principle:
Principle #9Preliminary anti-action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enhances PMOS device performance by reducing polysilicon depletion and tensile strain, thereby improving hole mobility and reducing external resistance, while maintaining NMOS transistor functionality.

Implementation Method 1

compressive stress in the channel of the PMOS transistors

Methodology Applied
Scientific EffectStress:

Implementation Method 2

tensile strain may arise in the PMOS devices

Methodology Applied
Scientific EffectStrain:

Implementation Method 3

polysilicon depletion may occur in the PMOS devices

Methodology Applied
Scientific EffectPolysilicon depletion:

Implementation Method 4

the growth of epitaxial silicon germanium source drains

Methodology Applied
Scientific EffectEpitaxy: Epitaxy

Data Source

PatentUS7569443B2Complementary metal oxide semiconductor integrated circuit using raised source drain and replacement metal gate
Publication Date: 2009.08.04 GOOGLE LLC
  • US7569443B2 patent drawing
  • US7569443B2 patent drawing
  • US7569443B2 patent drawing

AI summary

A complementary metal oxide semiconductor integrated circuit may be formed with a PMOS device formed using a replacement metal gate and a raised source drain. The raised source drain may be formed of epitaxially deposited silicon germanium material that is doped p-type. The replacement metal gate process results in a metal gate electrode and may involve the-removal of a nitride etch stop layer.