PN Junction Diode Biased Variable Resistance Memory
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor memory devices with variable resistance memory elements face challenges in efficiently switching between resistance states due to limitations in voltage control and current direction management, which affects data retention and writing efficiency.
Innovation Solution
The method involves using a PN junction diode to manage directional currents between conductive lines and variable resistance memory elements, applying forward and reverse biases to switch between resistance states, with specific voltage levels and durations to optimize switching times and reduce power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If a PN junction diode is connected between the variable resistance memory element and the first conductive line to enable bidirectional current control, then the ability to switch between resistance states is improved, but the device complexity increases
Solution Approach 1:
The PN junction diode serves multiple functions: it acts as a selection element for row selection, enables bidirectional current control for setting and resetting operations, and provides voltage level conversion. This multi-functionality allows a single component to address multiple requirements, improving adaptability while managing device complexity.
2Measurement precision
If forward bias is applied to the PN junction diode to supply current in one direction, then current control precision is improved, but the switching time increases
Solution Approach 1:
The patent employs periodic voltage application with distinct phases: a first voltage level applied for a first time period to switch to first resistance state, and a second voltage level applied for a second time period to switch to second resistance state. This periodic action enables precise current control while managing switching times through optimized pulse durations.
Solution Approach 2:
The patent changes voltage parameters (first voltage level vs. second voltage level) and time parameters (first time period vs. second time period) to control the switching behavior. By adjusting these parameters, the system achieves precise current direction control while optimizing switching speeds for different operational requirements.
3Productivity
If voltage levels are optimized to reduce switching time, then productivity is improved, but power consumption increases
Solution Approach 1:
The patent applies voltage levels that are sufficient to achieve rapid switching within optimized time periods, rather than continuously maintaining high voltage. By applying excessive voltage only during the brief switching transient and then reducing to lower voltage levels for data retention, the system achieves high switching speed while minimizing overall power consumption.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enhances the integration and stability of semiconductor memory devices by efficiently switching resistance states, improving data retention and writing efficiency while reducing power consumption.
Implementation Method 1
supplying the variable resistance memory element with a first directional current flowing from the second conductive line to the first conductive line by applying a first forward bias to the PN junction diode; and supplying the variable resistance memory element with a second directional current flowing from the first conductive line to the second conductive line by applying a reverse bias to the PN junction diode
Implementation Method 2
The devices, which may be referred to as types of variable resistance memory device, are characterized by memory cells having programmable resistance values or states according to a supplied current or a supplied voltage
Data Source
AI summary
A semiconductor memory device includes a variable resistance memory element connected between first and second conductive lines intersecting each other, and a PN junction diode connected between the variable resistance memory element and the first conductive line. The method of operating the semiconductor device includes supplying the variable resistance memory element with a first directional current flowing from the second conductive line to the first conductive line by applying a first forward bias to the PN junction diode, and supplying the variable resistance memory element with a second directional current flowing from the first conductive line to the second conductive line by applying a reverse bias to the PN junction diode immediately after applying a second forward bias to the PN junction diode.