Poly-Silicon and Oxide Semiconductor TFT Array Substrate

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current display technologies face challenges in achieving slim edge-frame designs, which limit the screen ratio and displaying performance due to larger non-display areas in display devices.

Innovation Solution

The development of an array substrate with a small size, featuring simultaneously formed thin-film transistors using poly-silicon and oxide semiconductor materials, reduces the size of thin-film transistors in pixels and driving circuits, thereby minimizing non-display areas and increasing the screen-to-surface ratio.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If conventional display technologies are used, then the display device can be manufactured, but the non-display area is large which limits the screen ratio

Engineering Contradiction:
Improvenon-display areaVSAvoidscreen ratio
Core Design Contradiction:
Area of stationary objectVSProductivity

Solution Approach 1:

The patent changes the material parameters of the thin-film transistors by using oxide semiconductor materials (such as IGZO) instead of conventional materials. This material substitution enables smaller transistor dimensions while maintaining electrical performance, directly reducing the non-display area and increasing the screen ratio.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent employs a top-gate transistor structure where the gate electrode is positioned above the active layer rather than beside it. This vertical arrangement of the gate structure allows for more compact in-plane dimensions, contributing to reduced non-display area and larger screen ratio.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Area of stationary object

If the thin-film transistor size is reduced to increase screen ratio, then the display area increases, but the manufacturing complexity increases

Engineering Contradiction:
Improvedisplay areaVSAvoidmanufacturing complexity
Core Design Contradiction:
Area of stationary objectVSDevice complexity

Solution Approach 1:

The patent uses a unified oxide semiconductor material system for both the active layer and gate electrode, allowing the same material deposition and processing techniques to be applied throughout. This universality simplifies the manufacturing process despite the reduced transistor size, as the same equipment and procedures can be used for multiple critical components.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent forms the oxide semiconductor active layer and gate electrode in a sequential manner using the same material system, where the active layer is deposited first, followed by the gate electrode. This preliminary arrangement of material deposition steps simplifies the overall manufacturing process by using consistent material handling procedures.

Inventive Principle:
Principle #10Preliminary action

3Productivity

If oxide semiconductor materials are used for thin-film transistors, then the transistor size is reduced and screen ratio increases, but the manufacturing process becomes more complex

Engineering Contradiction:
Improvescreen ratioVSAvoidmanufacturing process
Core Design Contradiction:
ProductivityVSEase of manufacture

Solution Approach 1:

The patent utilizes oxide semiconductor materials that can be deposited at relatively low temperatures using sputtering or other physical vapor deposition techniques. This parameter change in deposition temperature and method makes the manufacturing process more compatible with existing display fabrication lines, easing the manufacturing complexity despite the advanced material system.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent employs oxide semiconductor materials that can be integrated with conventional display layer structures. The oxide semiconductor layer can be combined with standard insulation layers, electrode materials, and passivation layers, creating a composite structure that maintains ease of manufacture while achieving the benefits of smaller transistor size.

Inventive Principle:
Principle #40Composite materials

Data Source

PatentUS10998342B2Array substrate and manufacturing method thereof
Publication Date: 2021.05.04 WUHAN CHINA STAR OPTOELECTRONICS TECH CO LTD
  • US10998342B2 patent drawing
  • US10998342B2 patent drawing
  • US10998342B2 patent drawing

AI summary

An array substrate and a manufacturing method thereof are provided. The array substrate includes a first thin-film transistor and a second thin-film transistor formed on a base and spaced from each other by a predetermined distance and set in parallel. The first thin-film transistor includes, sequentially stacked on the base, a first active layer, a first gate insulation layer, a first gate electrode, an interlayer insulation layer, and first source/drain electrodes. The first source/drain electrodes are electrically connected with the first active layer. The second thin-film transistors includes, sequentially stacked on the base, a second gate electrode, a second gate insulation layer, a second active layer, an etch stop layer, and second source/drain electrodes. The first active layer and the second gate electrode are both formed of a poly-silicon material. The first gate electrode and the second active layer are both formed of an oxide semiconductor material.