PoP Memory Arbitration for Shared ZQ Calibration Resources
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional semiconductor packaging methods, such as package on package (PoP), face challenges in efficiently managing calibration resources, particularly the limited available area for ZQ balls at the bottom conductive interface, leading to increased complexity and cost due to the need for multiple ZQ calibration paths and resistors for each system memory channel.
Innovation Solution
The implementation of arbitration circuitry in the semiconductor package allows for the sharing of a single external ZQ resistor among multiple system memory channels, with the arbitration circuitry ensuring that only one calibration path is coupled to the shared interface at a time, preventing signal overlap and reducing the number of required ZQ balls and resistors.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If multiple ZQ calibration paths and resistors are provided for each system memory channel, then calibration reliability is improved, but device complexity and cost increase
Solution Approach 1:
The patent merges multiple ZQ calibration paths into a single shared calibration path. The arbitration circuitry allows multiple memory controllers to share one ZQ calibration path and one external ZQ resistor by time-division multiplexing, where only one controller accesses the shared resource at a time. This combining approach maintains calibration reliability while reducing device complexity and cost.
Solution Approach 2:
The patent implements universality by designing a single ZQ calibration path and external resistor that can serve multiple system memory channels. The arbitration circuitry enables this shared resource to be universally accessed by any memory controller that needs calibration, replacing the traditional one-to-one mapping with a many-to-one relationship.
2Measurement precision
If multiple external ZQ resistors are provided for each system memory channel, then calibration precision is improved, but manufacturing cost increases
Solution Approach 1:
The patent combines multiple calibration resources into a single shared external ZQ resistor. The arbitration circuitry manages access from multiple memory controllers to this single resistor, eliminating the need to manufacture and populate multiple external resistors while maintaining calibration precision through time-division multiplexing of the calibration process.
3Adaptability or versatility
If multiple ZQ balls are provided at the bottom conductive interface, then calibration capability is improved, but area of the bottom package increases
Solution Approach 1:
The patent merges multiple ZQ calibration paths into a single shared path at the bottom conductive interface. Instead of providing separate ZQ balls for each memory channel, the arbitration circuitry enables multiple controllers to share one ZQ ball and one external resistor, significantly reducing the area required at the bottom package while maintaining full calibration capability across all channels.
4Device complexity
If a single shared ZQ calibration path is used for multiple channels, then device complexity is reduced, but signal interference may occur
Solution Approach 1:
The patent implements periodic action through time-division multiplexing, where the shared ZQ calibration path is allocated to different memory controllers in sequential time slots. The arbitration circuitry ensures that only one controller uses the shared path at any given moment, eliminating signal interference while maintaining reduced device complexity. This periodic allocation of the shared resource prevents overlapping calibration signals.
Data Source
AI summary
A package on package (PoP) apparatus includes a shared ZQ calibration path and a shared ZQ calibration resistor for calibrating multiple channels of DRAM on a memory package of the PoP apparatus. Arbitration circuitry on a processor package of the PoP apparatus is coupled to separate memory controllers for the multiple memory channels. The arbitration circuitry is configured to indicate availability of the shared ZQ calibration resistor. The memory controllers are configured to communicate with the arbitration circuitry before performing a ZQ calibration and to delay the ZQ calibration when the arbitration circuitry indicates the ZQ calibration resistor is busy.