Power Switching Order Control for Voltage Overstress Mitigation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Power converters, particularly those with parasitic bipolar transistors and flying capacitors, face voltage overstress due to excess stray inductance, leading to inefficiencies and potential damage from high transient power and excessive heat generation.

Innovation Solution

Controlling the switching order of power switches by transitioning them between on and off states at different times to mitigate voltage overstress, specifically by delaying the transition of one power switch in a pair to prevent parasitic bipolar transistors from turning on due to stray inductance, thereby minimizing peak voltage ringing across the flying capacitor.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If power switches are switched simultaneously to achieve efficient power conversion, then power conversion efficiency is improved, but voltage overstress occurs on parasitic bipolar transistors due to excess stray inductance

Engineering Contradiction:
Improvepower conversion efficiencyVSAvoidvoltage overstress on parasitic bipolar transistors
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent applies preliminary action by transitioning the first power switch to off-state before the second power switch. This sequential switching arrangement ensures that the first switch is already in off-state when the second switch transitions, preventing the parasitic bipolar transistor from turning on due to voltage spikes caused by stray inductance during simultaneous switching.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If power switches are switched at different times to mitigate voltage overstress, then reliability is improved, but switching losses increase due to extended dead time

Engineering Contradiction:
Improvemitigation of voltage overstressVSAvoidswitching losses during dead time
Core Design Contradiction:
ReliabilityVSLoss of energy

Solution Approach 1:

The patent applies parameter changes by optimizing the timing parameters of the switching sequence. The control circuit is configured to transition switches at specifically timed intervals that are sufficient to prevent parasitic transistor turn-on but minimized to reduce dead time losses. This involves adjusting the switching timing parameters to achieve the optimal balance between reliability and energy efficiency.

Inventive Principle:
Principle #35Parameter changes

3Object-affected harmful factors

If stray inductance is reduced to prevent voltage ringing, then voltage stress on components is reduced, but device complexity increases due to additional circuit modifications

Engineering Contradiction:
Improvevoltage ringing across flying capacitorVSAvoidcircuit modifications to reduce stray inductance
Core Design Contradiction:
Object-affected harmful factorsVSDevice complexity

Solution Approach 1:

The patent converts the harmful effect of stray inductance into a beneficial outcome by using the sequential switching arrangement. Instead of attempting to eliminate stray inductance through complex circuit modifications, the invention accepts the presence of stray inductance and designs the switching sequence to exploit the timing characteristics, ensuring that voltage spikes occur when no switches are in the vulnerable off-state, thereby preventing parasitic transistor turn-on and minimizing voltage ringing effects.

Inventive Principle:
Principle #22Blessing in disguise (Convert harm into benefit)

Data Source

PatentUS11381161B2Controlling a switching order of power switches for mitigating voltage overstress
Publication Date: 2022.07.05 NXP BV
  • US11381161B2 patent drawing
  • US11381161B2 patent drawing
  • US11381161B2 patent drawing

AI summary

An example method includes controlling a switching order of a plurality of power switches. The power switches are coupled to a flying capacitor and include parasitic bipolar transistors susceptible to the voltage overstress in response to excess stray inductance of the flying capacitor. The method further includes, in response to the controlled switching order, converting an input voltage of a first voltage level to an output voltage of a second voltage level while mitigating the voltage overstress of the parasitic bipolar transistors of the plurality of power switches.