Power Transistor Bias Control Using Reference FET Feedback

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Power amplifiers in wireless transmission systems face efficiency and linearity issues due to variations in transistor threshold voltages over time, caused by manufacturing, temperature, and aging, leading to inconsistent biasing and reduced performance.

Innovation Solution

A bias control circuit that dynamically determines suitable biasing voltages for power transistors by monitoring a reference transistor integrated within the same semiconductor die, using a charge pump and voltage sensing circuit to adjust for temperature and age-related changes, ensuring consistent quiescent bias current and maintaining desired operational modes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If a fixed bias voltage is applied to the power transistor, then the initial operation is correct, but the bias accuracy deteriorates over time due to threshold voltage variations

Engineering Contradiction:
Improvebias voltage accuracyVSAvoidoperational duration
Core Design Contradiction:
Measurement precisionVSDuration of action of stationary object

Solution Approach 1:

The patent implements a dynamic bias control system that continuously monitors the power transistor's drain current and adjusts the bias voltage in real-time. The control circuit modifies the bias voltage based on feedback from the actual transistor operation, allowing the system to adapt to threshold voltage drift over time, temperature changes, and manufacturing variations, thereby maintaining accurate biasing throughout the transistor's operational lifetime

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent employs a feedback mechanism where the drain current of the power transistor is monitored and fed back to a control circuit. This feedback loop enables the system to detect deviations from the desired operating point caused by threshold voltage variations and automatically adjust the bias voltage to compensate, ensuring consistent performance over extended operational periods

Inventive Principle:
Principle #23Feedback

2Measurement precision

If manual calibration is performed to account for transistor variations, then bias accuracy is improved, but the complexity and time of calibration increases

Engineering Contradiction:
Improvebias voltage accuracyVSAvoidcalibration complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent implements a self-calibrating system where the power amplifier automatically adjusts its own bias voltage based on real-time monitoring of transistor parameters. The control circuit continuously adapts the bias conditions without requiring external intervention or manual calibration procedures, eliminating the need for complex calibration processes while maintaining high bias accuracy throughout operation

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS12261571B2Bias control circuit for power transistors
Publication Date: 2025.03.25 NXP USA INC
  • US12261571B2 patent drawing
  • US12261571B2 patent drawing
  • US12261571B2 patent drawing

AI summary

A system includes a reference field effect transistor (FET), wherein the reference FET is a depletion mode transistor, and a bias control circuit. The bias control circuit includes a voltage sensor connected to a drain terminal of the reference FET. The voltage sensor is configured to measure a voltage at the drain terminal of the reference FET as a measured voltage, determine a voltage difference between a reference voltage and the measured voltage, and output the voltage difference at a voltage sensor output terminal. The system includes a translation circuit connected the voltage sensor output terminal. The translation circuit is configured to convert the voltage difference into a negative gate bias voltage, and apply the negative gate bias voltage to a gate terminal of the reference FET.