PRAM Bit Line Discharge Elements for Leakage Prevention
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Phase-change Random Access Memory (PRAM) devices face challenges in efficiently managing bit lines during write and read operations, leading to potential current paths between bit lines and word lines that can affect data integrity and power consumption.
Innovation Solution
The implementation of discharge elements and transistors that connect and disconnect bit lines to a discharge voltage before operations, ensuring bit lines are either discharged to a ground voltage or floated, preventing current paths by matching voltage levels with word lines.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If bit lines are left floating during operations, then device complexity is reduced, but current paths between bit lines and word lines occur affecting data integrity
Solution Approach 1:
The discharge elements are activated before write and read operations to pre-discharge bit lines to a discharge voltage, preventing potential current paths during subsequent operations. This preliminary action ensures bit lines are in a known state before memory operations occur.
Solution Approach 2:
Discharge elements are introduced as intermediary components between the bit lines and the discharge voltage source. These elements control the connection state, allowing bit lines to be discharged when needed while remaining isolated otherwise, thus preventing harmful current paths without permanently increasing device complexity.
2Reliability
If discharge elements are added to control bit lines, then data integrity is improved, but device complexity increases
Solution Approach 1:
The discharge elements serve multiple functions: discharging bit lines before operations, maintaining discharge voltage during operations, and isolating bit lines when not in use. This multi-functionality justifies the added complexity by consolidating several control functions into single components.
Solution Approach 2:
The system dynamically changes the voltage parameter of bit lines by connecting them to different voltage sources (discharge voltage or floating state) based on operational requirements. This parameter control through discharge elements ensures proper voltage levels for data integrity while managing device complexity through controlled connectivity.
3Loss of energy
If bit lines are discharged to ground voltage, then power consumption is reduced, but voltage level control becomes more complex
Solution Approach 1:
The discharge elements connect bit lines to a discharge voltage source that matches the voltage level of inactive word lines, creating equipotential conditions. This prevents potential differences that would cause current leakage and power consumption while simplifying voltage level control through voltage matching rather than active regulation.
Data Source
AI summary
A resistance-change random access memory device includes a resistance-change memory cell array having a plurality of resistance-change memory cells, where a plurality of word lines are connected to respective first terminals of the plurality of resistance-change memory cells. A plurality of bit lines are disposed perpendicular to the word lines and connected to respective second terminals of the plurality of resistance-change memory cells. The device also includes a plurality of discharge elements that are capable of connecting or disconnecting respective bit lines from a discharge voltage, where the discharge elements connect the respective bit lines to the discharge voltage before write and read operations.