PRAM Bitline Segmentation for Write Current and Area
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Nonvolatile phase-change random access memories (PRAMs) face challenges in providing a sufficiently large write current while minimizing core layout area to enhance integration density and reliability during write operations.
Innovation Solution
The design incorporates first and second memory-cell blocks with a global bitline and local bitlines, along with common and bitline selection circuits, which allow for multiple current paths during write operations and reduced current consumption during read operations, utilizing NMOS transistors to manage current flow effectively.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a sufficiently large write current is supplied to change the state of phase-change material, then write operation reliability is improved, but core layout area increases due to larger current paths and selection circuits
Solution Approach 1:
The memory array is divided into multiple memory cell blocks (first memory cell block, second memory cell block, etc.), each with its own local bitlines and shared global bitlines. This segmentation allows write current to be concentrated in specific blocks through selective activation, enabling sufficient write current for reliable operation while limiting the active current path area to only the blocks being written to at any given time.
Solution Approach 2:
The patent introduces a hierarchical bitline structure with global bitlines running in one dimension and local bitlines in another dimension, creating a two-dimensional current path network. This dimensional organization allows write current to be routed through specific combinations of global and local bitlines to reach selected memory cells, enabling precise current delivery with minimized overall layout area.
2Productivity
If multiple current paths are provided for write operations, then write current supply efficiency is improved, but device complexity increases due to additional selection circuits
Solution Approach 1:
The global bitlines serve multiple functions: they act as current paths for write operations to multiple different memory cell blocks, and they also serve as sense amplifiers during read operations. The local bitlines similarly serve both write and read functions within their respective blocks. This multi-functionality enables multiple current paths for efficient write operations without proportionally increasing device complexity, as the same structures are reused across different operations.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration enables efficient write current supply to PRAM cells, reducing core layout area and minimizing current consumption during read operations, thereby enhancing the reliability and integration density of PRAMs.
Implementation Method 1
nonvolatile memories using resistance materials store data using a state change of a phase-change material, such as chalcogenide alloy
Implementation Method 2
the state of a phase-change material of the phase-change memory cell must be changed. Therefore, a sufficiently large write current must be supplied
Data Source
AI summary
A nonvolatile memory using a resistance material includes first and second memory-cell blocks having different block address information and each including a plurality of nonvolatile memory cells; a global bitline common to the first and second memory-cell blocks; first and second local bitlines corresponding to the first and second memory-cell blocks, respectively, and coupled to each other; and a common bitline selection circuit interposed between the first and second memory-cell blocks and coupled between the first and second local bitlines and the global bitline.