PRAM Dummy Cell Isolation Prevents Parasitic Current
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In phase change random access memory (PRAM) systems, parasitic current from dummy cells can cause data access errors and electrical shorts between bitlines and global wordlines, leading to pattern collapse and increased power consumption due to unwanted electrical connections.
Innovation Solution
The PRAM design includes electrically isolating dummy cells from bitlines and maintaining them in a turn-off state by supplying a voltage higher than the bitline activation voltage to the dummy active region, preventing parasitic current and pattern collapse, and extending outermost bitlines to prevent electrical shorts.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If dummy cells are formed below the global row decoding line to match process conditions, then process condition similarity is improved, but parasitic current flows to dummy active region causing data access errors
Solution Approach 1:
The patent extracts the harmful electrical connection between bitlines and dummy active region by introducing an isolation structure. The dummy active region is electrically isolated from bitlines using an isolation layer or isolation structure, removing the parasitic current path while preserving the dummy cells' structural presence for process condition matching.
Solution Approach 2:
The patent introduces an intermediary isolation structure between the dummy active region and bitlines. This isolation layer acts as a mediator that prevents direct electrical connection, allowing the dummy cells to maintain structural similarity for process conditions while blocking the harmful parasitic current flow.
2Stability of the object's composition
If dummy cells are electrically connected to bitlines, then structural consistency is improved, but pattern collapse occurs at outermost bitlines
Solution Approach 1:
The patent removes the upper via structure from dummy cells at outermost bitline positions, extracting the source of pattern collapse. By not forming upper vias on dummy cells adjacent to outermost bitlines, the design eliminates the electrical connection that causes bitline collapse while maintaining structural consistency elsewhere.
Solution Approach 2:
The patent applies different structural qualities to different regions: dummy cells in inner regions maintain full electrical connection with bitlines for structural consistency, while dummy cells at outermost regions have modified structures (no upper vias) to prevent pattern collapse. This local differentiation resolves the contradiction between structural consistency and manufacturing precision.
3Stability of the object's composition
If outermost bitlines are extended to prevent collapse, then pattern stability is improved, but electrical short between bitline and global wordline increases power consumption
Solution Approach 1:
The patent extracts the problematic extended portion of outermost bitlines that causes electrical shorts. By limiting bitline extension and removing upper vias at outermost positions, the design eliminates the direct current path between bitlines and global wordlines, reducing power consumption while maintaining sufficient pattern stability.
Solution Approach 2:
The patent applies different electrical connection qualities to different bitline regions. Inner bitlines maintain full extension and connection for stability, while outermost bitlines have reduced extension and no upper vias to prevent electrical shorts. This local differentiation balances pattern stability with power consumption reduction.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution effectively prevents data access errors and electrical shorts, ensuring reliable data storage and reducing power consumption by maintaining dummy cells in a non-operational state and preventing pattern collapse.
Implementation Method 1
phase change random access memory (PRAM)... phase change memory cell... phase change of the memory cell
Data Source
AI summary
A phase change random access memory (PRAM) includes a cell array divided into an active region and a dummy active region. A bitline is formed across the active region and the dummy active region and a global wordline is formed in the active region so as to intersect with the bitline. The cell array includes a phase change memory cell formed at an intersection point of the bitline and the global wordline that is electrically connected with the bitline and the global wordline. The cell array further includes a phase change dummy cell formed below the bitline in the dummy active region that is electrically isolated from the bitline. The dummy cell maintains a turn-off state as the dummy cell and the bitline are electrically isolated from each other.