PRAM Write Controlling Circuit Pulse Width Adaptation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor integrated circuits face challenges in efficiently controlling pulse widths during write operations in phase change random access memory (PRAM) to optimize phase change and prevent excessive current consumption, particularly in highly integrated memory cell arrays.
Innovation Solution
A write controlling circuit that selectively provides either a fixed or variable pulse width based on a test mode signal, allowing for adjustable pulse widths by switching between internal and external pulse signals to optimize current driving time and prevent excessive current consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If a fixed pulse width is used in write operations, then the circuit structure is simple, but the phase change control is insufficient and current consumption cannot be optimized
Solution Approach 1:
The patent implements dynamic pulse width control by introducing a test mode signal that switches between fixed and variable pulse widths. The write controlling circuit responds to the test mode signal to selectively activate either the fixed pulse path or the variable pulse path, enabling adaptive phase change control while maintaining circuit simplicity through conditional dynamics rather than permanent complexity
Solution Approach 2:
The patent changes the pulse width parameter dynamically based on the test mode signal level. When the test mode signal is at a first logic level, a fixed pulse width is applied; when at a second logic level, a variable pulse width is applied. This parameter change allows the system to adapt to different phase change requirements without permanently increasing circuit complexity
2Reliability
If a variable pulse width is always used, then the phase change can be optimized, but the current consumption increases
Solution Approach 1:
The system dynamically adjusts pulse width characteristics based on operational requirements indicated by the test mode signal. During normal operation with the test mode signal at the first logic level, a fixed pulse width is used to minimize current consumption. When phase change optimization is required and the test mode signal switches to the second logic level, a variable pulse width is applied to ensure reliable phase change, thus dynamically balancing reliability and energy consumption
Solution Approach 2:
The pulse width parameter is changed conditionally based on the test mode signal. The write controlling circuit monitors the test mode signal and switches between fixed and variable pulse width modes accordingly. This conditional parameter change ensures that the energy-intensive variable pulse width is only used when necessary for phase change optimization, while the energy-efficient fixed pulse width is used during normal operation
3Reliability
If the pulse width is extended to ensure sufficient phase change, then the phase change is sufficient, but excessive current is consumed
Solution Approach 1:
The patent applies partial action by using a fixed pulse width that is sufficient for normal phase change operations during typical work modes. The variable pulse width with extended duration is only activated partially when the test mode signal indicates a need for enhanced phase change. This partial application of extended pulse width avoids continuous excessive current consumption while ensuring sufficient phase change when required
Solution Approach 2:
The pulse width parameter is changed based on the test mode signal to match the actual phase change requirements. During normal operation, a fixed pulse width parameter is used that provides sufficient phase change without excessive current consumption. When the test mode signal indicates special conditions requiring enhanced phase change, the parameter switches to a variable pulse width that extends the current duration, thus adapting the energy consumption to the actual need
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution enables precise control over pulse widths during write operations, ensuring sufficient phase change in PRAM cells while minimizing current consumption, thereby enhancing the reliability and efficiency of the write operation.
Implementation Method 1
a phase change random access memory (PRAM) that employs phase change materials and is a next generation memory device... in which the resistance of the GST varies through phase change according to temperature variation
Implementation Method 2
a write controlling circuit configured to selectively provide a fixed pulse or a variable pulse according to a level of a test mode signal in a write operation mode, thereby adjusting a pulse width of an internal write pulse that is a current pulse driving an internal memory cell
Data Source
AI summary
A semiconductor integrated circuit includes a write controlling circuit configured to selectively provide a fixed pulse or a variable pulse according to a level of a test mode signal in a write operation mode, thereby adjusting a pulse width of an internal write pulse that is a current pulse driving an internal memory cell in response to the fixed pulse or the variable pulse.