Processor Power Control Unit Duty Cycle Enforcement

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The increasing power requirements of computing systems, driven by advances in semiconductor processing and software inefficiencies, lead to high energy consumption, necessitating more efficient power management to prevent electrical failures and reduce costs associated with oversized power supplies.

Innovation Solution

A processor-based mechanism that enforces power consumption constraints by regulating voltage and frequency, using a power control unit to limit excursions above a defined power limit, ensuring the power supply operates within safe and efficient parameters, thereby allowing the use of appropriately sized peak-rated power supplies.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If power supply is oversized to account for worst case scenarios, then reliability is improved, but device complexity and cost increase

Engineering Contradiction:
Improvepower supply reliabilityVSAvoidpower supply size
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The processor proactively enforces duty cycle constraints on power consumption before worst-case scenarios occur. By implementing power management mechanisms that preemptively limit peak power excursions and enforce duty cycle compliance, the system prevents the need for oversized power supplies while maintaining reliability under actual operating conditions.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The power management system continuously monitors and measures actual processor power consumption, comparing it against defined power limits and duty cycle constraints. This feedback mechanism enables dynamic adjustment of power delivery parameters, ensuring the power supply operates within safe parameters without requiring excessive capacity, thereby reducing size and cost while maintaining reliability.

Inventive Principle:
Principle #23Feedback

2Device complexity

If power supply is undersized, then device complexity is reduced, but reliability deteriorates

Engineering Contradiction:
Improvepower supply sizeVSAvoidpower supply reliability
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The system dynamically changes power consumption parameters by enforcing duty cycle constraints and limiting peak power excursions. By controlling the temporal distribution of power consumption rather than reducing peak demands, the processor enables use of appropriately sized power supplies that operate reliably within their design limits without requiring excessive capacity.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The power management mechanism implements periodic enforcement of duty cycle constraints, allowing controlled power excursions within defined time windows. This periodic control ensures the power supply operates within its thermally sustainable limits while delivering peak power when needed, maintaining reliability without requiring oversized capacity.

Inventive Principle:
Principle #19Periodic action

3Power

If voltage and frequency are modulated to stay within power limits, then power consumption is controlled, but productivity may be reduced

Engineering Contradiction:
Improvepower consumptionVSAvoidprocessor performance
Core Design Contradiction:
PowerVSProductivity

Solution Approach 1:

The power management system dynamically modulates voltage and frequency based on real-time power consumption conditions and duty cycle status. By continuously adjusting these parameters to maintain compliance with power limits while maximizing performance within available headroom, the system achieves an optimal balance between power consumption control and productivity.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system performs preliminary actions by pre-establishing power limits, duty cycle constraints, and worst-case scenario boundaries. This allows the processor to operate at optimal performance levels within defined safety margins, avoiding unnecessary performance reduction while ensuring power consumption remains within controlled limits.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS9268393B2Enforcing a power consumption duty cycle in a processor
Publication Date: 2016.02.23 INTEL CORP
  • US9268393B2 patent drawing
  • US9268393B2 patent drawing
  • US9268393B2 patent drawing

AI summary

In an embodiment, a processor includes a plurality of cores each to independently execute instructions, a plurality of graphics engines each to independently perform graphics operations; and, a power control unit coupled to the plurality of cores to control power consumption of the processor, where the power control unit includes a power excursion control logic to limit a power consumption level of the processor from being above a defined power limit for more than a duty cycle portion of an operating period. Other embodiments are described and claimed.