Programmable I/O Interfaces In Processing ICs

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current integrated circuits for servers and devices lack programmable input/output interfaces that can efficiently communicate with external devices and memory, leading to increased development time, costs, and reduced flexibility in implementing various input/output standards.

Innovation Solution

Incorporating programmable input/output interfaces in processing integrated circuits that are configurable to operate as both input and output circuits, allowing communication with external devices and memory using various protocols, thereby reducing development time and costs, and enabling decoupling of validations for disaggregated circuit designs.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If fixed input/output interfaces are used in integrated circuits, then device complexity is reduced, but adaptability to different input/output standards deteriorates

Engineering Contradiction:
Improveadaptability to input/output standardsVSAvoidinterface circuit complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent implements a universal input/output interface circuit that can be configured to support multiple input/output standards including differential and single-ended modes. The interface uses configurable buffers and signal routing logic that can adapt to different protocol requirements, allowing a single circuit design to serve multiple functions rather than requiring separate dedicated circuits for each standard.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Adaptability or versatility

If custom input/output interfaces are designed for each specific standard, then adaptability is improved, but development time and costs increase

Engineering Contradiction:
Improvesupport for multiple protocolsVSAvoiddevelopment time
Core Design Contradiction:
Adaptability or versatilityVSLoss of time

Solution Approach 1:

The patent incorporates pre-configurable interface circuits that are designed and validated in advance within the integrated circuit fabric. These preliminary interface structures include pre-built buffer configurations, signal conditioning circuits, and protocol-specific logic that can be activated through software configuration rather than requiring new hardware design and validation for each protocol, significantly reducing development time.

Inventive Principle:
Principle #10Preliminary action

3Productivity

If dedicated protocol processors are added to handle specific protocols, then processing capability is improved, but device complexity increases

Engineering Contradiction:
Improveprotocol processing capabilityVSAvoidcircuit structure complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent merges protocol processing functionality directly into the input/output interface circuits themselves, rather than adding separate dedicated protocol processor units. The interface circuits incorporate integrated logic that can handle protocol-specific operations such as signal conditioning, encoding/decoding, and data formatting within the same circuit block that handles signal I/O, thereby improving processing capability without proportionally increasing overall device complexity.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS20230018793A1Programmable Input And Output Interfaces In Processing Integrated Circuits For Servers And Other Devices
Publication Date: 2023.01.19 ALTERA CORP
  • US20230018793A1 patent drawing
  • US20230018793A1 patent drawing
  • US20230018793A1 patent drawing

AI summary

A processing integrated circuit includes a processing core comprising hard logic circuits and a programmable interface circuit configurable to exchange signals between an external terminal of the processing integrated circuit and the hard logic circuits in the processing core.