PVT Compensation Circuit for External Memory Read Timing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing systems face challenges in reliably capturing boot data at high frequencies due to PVT variations, leading to potential data loss and system boot failures, as delay cells fail to compensate for both on and off-chip variations effectively.
Innovation Solution
A compensation circuit is introduced, comprising a phase detector, delay calculators, delay circuits, latches, and comparators, which dynamically adjusts clock signals to align with the read data valid window by generating PVT-compensated delay count data, ensuring effective data capture across varying PVT conditions.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If delay cells are used to shift the clock signal to align with the read data valid window, then the controller can capture data more reliably, but the system cannot compensate for off-chip PVT variations, leading to data loss when PVT corners mismatch
Solution Approach 1:
The patent implements dynamic delay adjustment by continuously monitoring the read data valid window position and adjusting the delay cell delays in real-time. Unlike fixed delay cells that only work for specific PVT corners, this dynamic adjustment allows the system to adapt to varying PVT conditions, ensuring the clock signal remains properly aligned with the data valid window across different operating conditions
Solution Approach 2:
The patent employs feedback mechanisms where the position of the read data valid window is continuously monitored and used to adjust the delay cell settings. This closed-loop feedback ensures that any drift in the valid window position due to PVT variations is detected and corrected, maintaining reliable data capture across varying operating conditions
2Productivity
If the controller operates at high frequency to maximize data throughput, then productivity increases, but the read data valid window becomes too small for reliable data capture
Solution Approach 1:
The patent dynamically adjusts the delay cell delays based on the actual position of the read data valid window, which varies with operating frequency and PVT conditions. This allows the system to maintain reliable data capture even at high frequencies where the valid window is narrow, by precisely timing the clock signal to align with the window
Solution Approach 2:
The patent changes the delay parameter of the delay cells based on operating conditions including frequency and PVT corner. By adjusting this critical parameter, the system optimizes the timing alignment between clock signal and data valid window, enabling reliable operation across a wide frequency range
3Device complexity
If delay cells are designed for fixed PVT corners, then device complexity is reduced, but manufacturing precision suffers due to mismatch under varying PVT conditions
Solution Approach 1:
Rather than designing complex fixed-delay cells for each PVT corner, the patent uses simpler delay cells with dynamically adjustable delays. This approach reduces design complexity while achieving better precision, as the system adapts to actual operating conditions rather than relying on pre-calibrated fixed values
Solution Approach 2:
The system performs self-calibration by monitoring its own read data valid window position and automatically adjusting its delay cell settings accordingly. This self-service capability eliminates the need for external calibration procedures and ensures continuous operation at optimal timing precision
Data Source
AI summary
A system-on-chip (SOC) includes a compensation circuit that compensates for PVT variations of the SoC and an external memory connected to the SOC. The compensation circuit includes first through third delay calculators, first through third delay circuits, first through third latches, first and second comparators, and a delay control circuit. The delay calculators generate first through third delay count data. The delay circuits use three delay counts to generate first through third clock signals. The latches receive data stored in the external memory, and output start-point, mid-point, and end-point data, respectively. The first and second comparators generate increment or decrement signals based on the start-point, mid-point and end-point data comparisons. The delay control circuit generates modified first delay count data, which along with the first through third delay count data, compensate for the PVT variations of the SoC and the external memory.